A High-Speed Dual Modulus Prescaler Using 0.25 μm CMOS Technology

被引：0
|
作者：
杨文荣
曹家麟
冉峰
王健
机构：
[1] Microelectronic Research and Development Center
[2] Shanghai University
[3] P.R. China
[4] Shanghai 200072
来源：
Advances in Manufacturing | 2004年 / 03期
关键词：
CMOS; prescaler; source-coupled logic(SCL); phase-locked loop(PLL);
D O I：
暂无
中图分类号：
TN432 [场效应型];
学科分类号：
080903 ; 1401 ;
摘要：
A high-speed dual-modulus divide-by-32/33 prescaler has been developed using 0.25 μm CMOS technology. The source-coupled logic (SCL) structure is used to reduce the switching noise and to ameliorate the power-speed tradeoff. The proposed prescaler can operate at high frequency with a low-power consumption. Based on the 2.5 V, 0.25 μm CMOS model, simulation results indicate that the maximum input frequency of the prescaler is up to 3.2 GHz. Running at 2.5 V, the circuit consumes only 4.6 mA at an input frequency 2.5 GHz.
引用
收藏
页码：342 / 347
页数：6
相关论文
共 50 条
  • [21] Ultra low power 2.4-GHz 0.35-μm CMOS dual-modulus prescaler design
    Ng, CC
    Cheng, KKM
    IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2006, 16 (02) : 75 - 77
  • [22] A 5.5-GHz prescaler in 0.18-μm CMOS technology
    Ajjikuttira, AB
    Chan, WL
    Lian, Y
    2002 IEEE ASIA-PACIFIC CONFERENCE ON ASIC PROCEEDINGS, 2002, : 69 - 72
  • [23] High-Speed Photonic CMOS Technology for Logic and Memory Applications
    Pan, James N.
    NANOENGINEERING: FABRICATION, PROPERTIES, OPTICS, THIN FILMS, AND DEVICES XVI, 2019, 11089
  • [24] High-speed wavefront sensor compatible with standard CMOS technology
    Monteiro, DWD
    Vdovin, G
    Sarro, PM
    SENSORS AND ACTUATORS A-PHYSICAL, 2004, 109 (03) : 220 - 230
  • [25] A novel high-speed divide-by-3/4 prescaler
    Jiang, Wenjian
    Yu, Fengqi
    PROCEEDINGS OF 2016 IEEE ADVANCED INFORMATION MANAGEMENT, COMMUNICATES, ELECTRONIC AND AUTOMATION CONTROL CONFERENCE (IMCEC 2016), 2016, : 479 - 482
  • [26] A 0.11μm CMOS clocked comparator for high-speed serial communications
    Okaniwa, Y
    Tamura, H
    Kibune, M
    Yamazaki, D
    Cheung, TZ
    Ogawa, J
    Tzartzanis, N
    Walker, WW
    Kuroda, T
    2004 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2004, : 198 - 201
  • [27] A High-Speed HBT Prescaler Based on the Divide-by-Two Topology
    Wei, Hung-Ju
    Meng, Chinchun
    Chang, Yuwen
    Lin, Yi-Chen
    Huang, Guo-Wei
    2007 ASIA PACIFIC MICROWAVE CONFERENCE, VOLS 1-5, 2007, : 755 - +
  • [28] A 6.25Gb/s Adaptive Analog Equalizer in 0.18μm CMOS Technology for High-speed SerDes
    Jiang, Chao
    Hu, QingSheng
    PROCEEDINGS OF 2012 2ND INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE AND NETWORK TECHNOLOGY (ICCSNT 2012), 2012, : 266 - 270
  • [29] A Compact Millimeter-Wave Dual-Mode Ring Filter using Loaded Capacitances in CMOS 0.25μm technology
    Rynkiewicz, Pedro
    Franc, Anne-Laure
    Coccetti, Fabio
    Wietstruck, Matthias
    Kaynak, Mehmet
    Prigent, Gaetan
    2016 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM (IMS), 2016,
  • [30] Noise characterization of a 0.25 μm CMOS technology for the LHC experiments
    Anelli, G
    Faccio, F
    Florian, S
    Jarron, P
    NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 2001, 457 (1-2) : 361 - 368
12345