Design and realization of synchronization circuit for GPS software receiver based on FPGA

被引:0
|
作者
Xiaolei Yu1
2. Faculty of Science and Technology
3. Department of Land Surveying & Geo-Informatics
机构
基金
国家高技术研究发展计划(863计划);
关键词
software receiver; synchronization circuit; field programmable gate array; GPS; joint tracking algorithm;
D O I
暂无
中图分类号
TN967.1 [卫星导航系统];
学科分类号
080401 ; 081105 ; 0825 ;
摘要
With research on the carrier phase synchronization and symbol synchronization algorithm of demodulation module, a synchronization circuit system is designed for GPS software receiver based on field programmable gate array (FPGA), and a series of experiment is done on the hardware platform. The result shows the all-digital synchronization and demodulation of GPS intermediate frequency (IF) signal can be realized and applied in embedded real-time GPS software receiver system. It is verified that the decision-directed joint tracking algorithm of carrier phase and symbol timing for received signals from GPS is reasonable. In addition, the loop works steadily and can be used for receiving GPS signals using synchronous demodulation. The synchronization circuit for GPS software receiver designed based on FPGA has the features of low cost, miniaturization, low power and realtime. Surely, it will become one of the development directions for GPS and even GNSS embedded real-time software receiver.
引用
收藏
页码:20 / 26
页数:7
相关论文
共 50 条
  • [1] Design and realization of synchronization circuit for GPS software receiver based on FPGA
    Yu, Xiaolei
    Sun, Yongrong
    Liu, Jianye
    Miao, Jianfeng
    JOURNAL OF SYSTEMS ENGINEERING AND ELECTRONICS, 2010, 21 (01) : 20 - 26
  • [2] Design and Realization of Time Measurement Based on FPGA and GPS
    Yin J.
    Ni F.
    Zhang J.
    Li Y.
    Zheng Y.
    Bai X.
    Zhang Y.
    Zhang P.
    Wang Y.
    Yuanzineng Kexue Jishu/Atomic Energy Science and Technology, 2019, 53 (01): : 151 - 157
  • [3] Design and Implementation of Galileo/GPS Receiver Based on FPGA
    Xie, Song
    Zhang, Nan
    CSNC 2011: 2ND CHINA SATELLITE NAVIGATION CONFERENCE, VOLS 1-3, 2011, : 968 - 971
  • [4] Efficient FPGA-Based Design and Realization of Squaring Circuit
    Yu, Zhihua
    Zhang, Xingming
    Wang, Xingmao
    Gong, Yangyang
    PROCEEDINGS OF 2013 IEEE 4TH INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING AND SERVICE SCIENCE (ICSESS), 2012, : 430 - 433
  • [5] Design of GPS/SBAS software receiver
    Kim, Yong Hyun
    Shin, Mi Young
    Lim, Deok Won
    Park, Chansik
    Heo, Moon Beom
    Lee, Sang Jeong
    2007 INTERNATIONAL CONFERENCE ON CONTROL, AUTOMATION AND SYSTEMS, VOLS 1-6, 2007, : 1389 - +
  • [6] Performance Analysis of FPGA-Based Software-Defined GPS Receiver
    Chen, Ya-Tzu
    Jan, Shau-Shiun
    PROCEEDINGS OF THE 25TH INTERNATIONAL TECHNICAL MEETING OF THE SATELLITE DIVISION OF THE INSTITUTE OF NAVIGATION (ION GNSS 2012), 2012, : 2326 - 2332
  • [7] Design and implementation of a new spaceborne FPGA-based dual frequency GPS and Galileo software defined receiver
    Avanzi, A.
    Tortora, P.
    2010 5TH ESA WORKSHOP ON SATELLITE NAVIGATION TECHNOLOGIES AND EUROPEAN WORKSHOP ON GNSS SIGNALS AND SIGNAL PROCESSING (NAVITEC), 2010,
  • [8] Time Synchronization Design Based on FPGA in Integrated GPS/INS System
    Li, Qian
    Wang, Liduan
    Zhai, Chuanrun
    Zhan, Xingqun
    2009 IEEE INTERNATIONAL CONFERENCE ON MECHATRONICS AND AUTOMATION, VOLS 1-7, CONFERENCE PROCEEDINGS, 2009, : 3769 - 3774
  • [9] Design and Realization of π/4-DQPSK Modulation Circuit Based on FPGA
    Zhu, Hongli
    Sun, Xia
    MECHATRONICS AND INTELLIGENT MATERIALS II, PTS 1-6, 2012, 490-495 : 402 - 406
  • [10] Design and realization of adaptive tracking loops for GPS receiver
    Wang, Xinlong
    Song, Shuai
    AIRCRAFT ENGINEERING AND AEROSPACE TECHNOLOGY, 2015, 87 (04): : 368 - 375