Partial models and weak equivalence

被引：0

作者：

Bonifacio, Adilson Luiz ^{[1
]}

Moura, Arnaldo Vieira ^{[2
]}

机构：

[1] Computing Department, University of Londrina, Londrina

[2] Computing Institute, University of Campinas, Campinas

来源：

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics) | 2014年 / 8687卷

关键词：

Confirmed sets; Partial models; Test suite completeness; Weak equivalence;

D O I：

10.1007/978-3-319-10882-7_6

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

One of the important tasks in model-based testing is checking completeness of test suites. In this paper we first extend some known sufficient conditions for test suite completeness by also allowing partial implementations. We also study a new notion of equivalence, and show that the same conditions are still sufficient when treating complete implementations. But when we also allow for partial implementations under this new notion of equivalence such conditions are not sufficient anymore for the completeness of test suites. © Springer International Publishing Switzerland 2014.

引用

页码：80 / 96

页数：16

共 12 条

[1]

Bonifacio A.L., Moura A.V., Da S., Simao A., A generalized model-based test generation method, Sixth IEEE International Conference on Software Engineering and Formal Methods, pp. 139-148, (2008)

[2]

Bonifacio A.L., Moura A.V., da Silva Simao A., Model partitions and compact test case suites, Int. J. Found. Comput. Sci, 23, 1, pp. 147-172, (2012)

[3]

Chow T.S., Testing software design modeled by finite-state machines, IEEE Transactions on Software Engineering, 4, 3, pp. 178-187, (1978)

[4]

Dorofeeva R., El-Fakih K., Yevtushenko N., An improved conformance testing method, FORTE 2005. LNCS, 3731, pp. 204-218, (2005)

[5]

Fujiwara S., Bochmann G.V., Khendek F., Amalou M., Ghedamsi A., Test selection based on finite state models, IEEE Transactions on Software Engineering, 17, 6, pp. 591-603, (1991)

[6]

Gill A., Introduction to the theory of finite-state machines, (1962)

[7]

Hennie F.C., Fault detecting experiments for sequential circuits, Proceedings of the Fifth Annual Symposium on Switching Circuit Theory and Logical Design, pp. 95-110, (1964)

[8]

Hierons R.M., Separating sequence overlap for automated test sequence generation, Automated Software Engg, 13, 2, pp. 283-301, (2006)

[9]

Hierons R.M., Ural H., Reduced length checking sequences, IEEE Trans. Comput, 51, 9, pp. 1111-1117, (2002)

[10]

Hierons R.M., Ural H., Optimizing the length of checking sequences, IEEE Trans. Comput, 55, 5, pp. 618-629, (2006)

← 1 2 →