Comparative Analysis of PLL Structures in Electric Power System with Load Variations

被引:0
作者
Firmino Pelacini, Douglas Antonio [1 ]
Gouvea da Silva, Carlos Alexandre [1 ]
dos Santos, Edson Leonardo [1 ]
Osinski, Cristiano [1 ]
Krainski Ferrari, Allan Christian [2 ]
机构
[1] Fed Univ Paranci UFPR Curitiba, Elect Engn Dept DELT, Curitiba, Parana, Brazil
[2] Educ Soc Santa Catarina UNISOCIESC, Undergrad Elect Engn Course, Curitiba, Parana, Brazil
来源
2020 IEEE ANDESCON | 2020年
关键词
PLL; pPLL; dqPLL; DSOGI; frequency variation; network disturbances; PERFORMANCE EVALUATION; PHASE; DESIGN;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents a comparative study between algorithms for phase-angle and frequency detection, also known as Phase-Locked Loop (PLL), which be based on the theory of instantaneous active power (pPLL) and on the theory of synchronous reference frame system (dqPLL). To extract the components of a positive frequency chain, the Dual Second Order Generalized Integrator (DSOGI) structure was used. One of the main advantages of DSOGI is to be highly resistant to network disturbances, such as a frequency oscillation observed across the load variations that occur constantly in Electric Power Systems (EPS). Therefore, considering an EPS model, it is observed that the implemented control generates a frequency deviation due to the type of frequency regulator used. This characteristic is attractive to validate and verify the efficiency of the designed algorithms, in order to demonstrate the theoretical development and performance of the algorithms used to reject the network frequency deviations. Simulation results show the performance of the DSOGI-pPLL and DSOGI-dqPLL algorithms in the face of frequency changes caused by the load variation in EPS.
引用
收藏
页码:109 / 114
页数:6
相关论文
共 20 条
[1]   Performance improvement of a three-phase phase-locked-loop algorithm under utility voltage disturbances using non-autonomous adaptive filters [J].
Bacon, Vinicius Dario ;
Oliveira da Silva, Sergio Augusto .
IET POWER ELECTRONICS, 2015, 8 (11) :2237-2250
[2]   Stability analysis and performance evaluation of a single-phase phase-locked loop algorithm using a non-autonomous adaptive filter [J].
Bacon, Vinicius Dario ;
Oliveira da Silva, Sergio Augusto ;
Garcia Campanhol, Leonardo Bruno ;
Angelico, Bruno Augusto .
IET POWER ELECTRONICS, 2014, 7 (08) :2081-2092
[3]  
Bevrani H, 2009, POWER ELECTRON POWER, P1, DOI 10.1007/978-0-387-84878-5_1
[4]   dq-Frame Cascaded Delayed Signal Cancellation-Based PLL: Analysis, Design, and Comparison With Moving Average Filter-Based PLL [J].
Golestan, Saeed ;
Ramezani, Malek ;
Guerrero, Josep M. ;
Monfared, Mohammad .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2015, 30 (03) :1618-1632
[5]   Moving Average Filter Based Phase-Locked Loops: Performance Analysis and Design Guidelines [J].
Golestan, Saeed ;
Ramezani, Malek ;
Guerrero, Josep M. ;
Freijedo, Francisco D. ;
Monfared, Mohammad .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2014, 29 (06) :2750-2763
[6]   Phase-locked loop techniques - A survey [J].
Hsieh, GC ;
Hung, JC .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 1996, 43 (06) :609-615
[7]  
Izah R., 2018, J Elektronika dan Telekomunikasi, V18, P35
[8]   Operation of a phase locked loop system under distorted utility conditions [J].
Kaura, V ;
Blasko, V .
IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 1997, 33 (01) :58-63
[9]   Definition and classification of power system stability [J].
Kundur, P ;
Paserba, J ;
Ajjarapu, V ;
Andersson, G ;
Bose, A ;
Canizares, C ;
Hatziargyriou, N ;
Hill, D ;
Stankovic, A ;
Taylor, C ;
Van Cutsem, T ;
Vittal, V .
IEEE TRANSACTIONS ON POWER SYSTEMS, 2004, 19 (03) :1387-1401
[10]  
Liu Yi, 2017, INT C ELECT MACHINES