Balancing Objective Optimization and Constraint Satisfaction for Robust Analog Circuit Optimization

被引:1
作者
Li, Jintao [1 ]
Zhi, Haochang [2 ]
Xiao, Jiang [1 ]
Zeng, Yanhan [3 ]
Shan, Weiwei [2 ]
Li, Yun [1 ]
机构
[1] Univ Elect Sci & Technol China, Shenzhen, Peoples R China
[2] Southeast Univ, Nanjing, Peoples R China
[3] Guangzhou Univ, Guangzhou, Peoples R China
来源
30TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, ASP-DAC 2025 | 2025年
关键词
analog circuit optimization; knowledge transfer; electronic design automation; multi-factorial evolution;
D O I
10.1145/3658617.3697701
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Automated design of analog integrated circuits (ICs) involves balancing multiple objectives under process, voltage, and temperature (PVT) variations. An excess of constraints can ensnare algorithms in local optima, while the variations elevate the costs of simulation. To address this challenge, we propose a two-search mode multi-task evolutionary framework to balance objective optimization and constraint satisfaction under variations. Specifically, considering the inherent relationships between objective optimizations and constraint violations, our method adaptively switches between unconstrained surrogate-assisted and constrained simulation-driven search modes. Furthermore, our framework treats PVT variations as a multi-task challenge, facilitating inter-corner knowledge transfer via multi-task evolution, substantially lowering simulation costs. Our framework has been evaluated using two different sensing elements and an amplifier within a 22 nm process. Based on Monte-Carlo simulations, compared to multi-task reinforcement learning, this method attains a 60% to 80% reduction in the relative inaccuracy of sensing elements and accomplishes a 60% decrease in total runtime.
引用
收藏
页码:190 / 196
页数:7
相关论文
共 18 条
[1]   Graph Neural Networks: A Powerful and Versatile Tool for Advancing Design, Reliability, and Security of ICs [J].
Alrahis, Lilas ;
Knechtel, Johann ;
Sinanoglu, Ozgur .
2023 28TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, ASP-DAC, 2023, :83-90
[2]  
Bialek H, 2020, IEEE CUST INTEGR CIR, DOI 10.1109/cicc48029.2020.9075941
[3]  
Coello C. A. C., 1999, Knowledge and Information Systems, V1, P269
[4]  
Ding Yizhi, 2023, 2023 IEEE INT C INT, P87
[5]   RoSE: Robust Analog Circuit Parameter Optimization with Sampling-Efficient Reinforcement Learning [J].
Gao, Jian ;
Cao, Weidong ;
Zhang, Xuan .
2023 60TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC, 2023,
[6]   A Batched Bayesian Optimization Approach for Analog Circuit Synthesis via Multi-Fidelity Modeling [J].
He, Biao ;
Zhang, Shuhan ;
Wang, Yifan ;
Gao, Tianning ;
Yang, Fan ;
Yan, Changhao ;
Zhou, Dian ;
Bi, Zhaori ;
Zeng, Xuan .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2023, 42 (02) :347-359
[7]   Analysis of multistage amplifier-frequency compensation [J].
Leung, K.N. ;
Mok, P.K.T. .
IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, 2001, 48 (09) :1041-1056
[8]   Knowledge Transfer Framework for PVT Robustness in Analog Integrated Circuits [J].
Li, Jintao ;
Zeng, Yanhan ;
Zhi, Haochang ;
Yang, Jingci ;
Shan, Weiwei ;
Li, Yongfu ;
Li, Yun .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2024, 71 (05) :2017-2030
[9]   Multi-Task Evolutionary to PVT Knowledge Transfer for Analog Integrated Circuit Optimization [J].
Li, Jintao ;
Zhi, Haochang ;
Shan, Weiwei ;
Li, Yongfu ;
Zeng, Yanhan ;
Li, Yun .
2023 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, ICCAD, 2023,
[10]  
Li Jintao, 2024, Analoggym: An open and practical testing suite for analog circuit synthesis