Research on Multi-Objective Optimization Design of Double-Sided Cooling SiC Power Module Based on Intelligent Algorithm

被引:0
作者
Zhang J. [1 ]
Liu Z. [1 ]
Liu Y. [1 ]
Wang J. [1 ]
Liu Z. [1 ]
Yamazaki T. [3 ]
Wang L. [1 ]
机构
[1] State Key Laboratory of Electrical Insulation and Power Equipment, Xi’an Jiaotong University, Xi’an
[2] Star Power Semiconductor Ltd Jiaxing
[3] Fuji Electric Company Ltd, Ishikawa
来源
Diangong Jishu Xuebao/Transactions of China Electrotechnical Society | 2023年 / 38卷 / 20期
关键词
artificial neural network; double-sided cooling; genetic algorithm; multi-objective optimization; SiC power module;
D O I
10.19595/j.cnki.1000-6753.tces.221526
中图分类号
学科分类号
摘要
Double-sided cooling power module has low parasitic parameters and excellent heat dissipation performance, which is one of the development directions of power modules. However, its electrical, thermal, and mechanical properties are contradictory, so achieving the complete optimization of all performance is difficult. As a new packaging structure type, the double-sided cooling power module lacks a systematic multi-objective optimization design method. Therefore, this paper proposes a multi-objective optimization design method based on an intelligent algorithm. Firstly, the structure of the double-sided cooling SiC power module was designed, and the material of each key component within the module was determined. The electrical, thermal, and mechanical properties of the designed power module were analyzed by parasitic parameter simulation and finite element electro-thermal coupling simulation. The parasitic inductance was calculated using ANSYS Q3D, and the junction-to-ambient thermal resistance was calculated using COMSOL. The mechanical properties, including die attach stress and chip stress, were calculated using COMSOL considering the temperature gradient in the heat conduction process. After that, the influence of the size parameters on the performance indexes of the power module was studied. There are three key points: (1) h2 has a large effect on the parasitic inductance through eddy current effect; (2) a negative relationship between h1 and the thermal resistance exists because a thicker copper layer can spread more heat horizontally; (3) the chip stress optimization and the die attach stress is contradicted. Secondly, a multi-objective optimization method based on an intelligent algorithm was proposed using the method of parametric modeling and simulation. Based on the randomly generated size parameters, hundreds of module samples were simulated, and the results were used as training samples for the artificial neural network. The functional relationship between size parameters and performance indexes can be obtained, which can speed up the calculation of the performance index and ensure calculation accuracy. After obtaining the objective function, a genetic algorithm is used to solve the multi-objective optimization. A three-objective optimization of die attach stress, parasitic inductance, and thermal resistance was conducted. The Pareto front is a curve because thermal resistance and die-attach stress have the same optimization direction. Then a three-objective optimization of chip stress, parasitic inductance, and thermal resistance was conducted. The Pareto front is a curved surface because these performance indexes have different optimization directions. To achieve customized optimization, a stricter size constraint was set, and a four-objective optimization was conducted including die-attach stress, chip stress, parasitic inductance, and junction-to-ambient thermal resistance. A solution that can improve all performance exists. Finally, based on four-objective optimization, the power modules before and after optimization were manufactured, and their performance indexes were tested and compared. The parasitic inductance was measured using an LCR meter, and junction-to-ambient thermal resistance was measured using a thermal characteristic test platform. The results show that the multi-objective optimization method can significantly improve the overall performance of the double-sided cooling SiC power module, the loop parasitic inductance is reduced from 7.475 nH to 6.489 nH, and the thermal resistance is reduced from 0.373 K/W to 0.355 K/W. © 2023 Chinese Machine Press. All rights reserved.
引用
收藏
页码:5515 / 5529
页数:14
相关论文
共 26 条
[1]  
Wang Laili, Zhao Cheng, Zhang Tongyu, Et al., Review of packaging and integration technology insilicon carbide power modules, Transactions of China Electrotechnical Society, pp. 1-16
[2]  
Temple V, Waldron J, Azotea J, Et al., High frequency SiC majority carrier modules, Proceedings of PCIM Europe 2015
[3]  
International Exhibition and Conference for Power Electronics, Intelligent Motion, Renewable Energy and Energy Management, pp. 1-7, (2015)
[4]  
Kasko I, Berberich S E, Gross M, Et al., High efficient approach to utilize SiC MOSFET potential in power modules, 2017 29th International Symposium on Power Semiconductor Devices and IC's (ISPSD), pp. 259-262, (2017)
[5]  
Yang Fengtao, Jia Lixin, Wang Laili, Et al., Interleaved planar packaging method of multichip SiC power module for thermal and electrical performance improvement, IEEE Transactions on Power Electronics, 37, 2, pp. 1615-1629, (2022)
[6]  
Vagnon E, Jeannin P O, Crebier J C, Et al., A bus-bar-like power module based on three-dimensional power-chip-on-chip hybrid integration, IEEE Transactions on Industry Applications, 46, 5, pp. 2046-2055, (2010)
[7]  
Liang Zhenxian, Ning Puqi, Wang F., Development of advanced all-SiC power modules, IEEE Transactions on Power Electronics, 29, 5, pp. 2289-2295, (2014)
[8]  
Mu Wei, Wang Laili, Wang Binyu, Et al., Direct integration of optimized phase-change heat spreaders into SiC power module for thermal performance improvements under high heat flux, IEEE Transactions on Power Electronics, 37, 5, pp. 5398-5410, (2022)
[9]  
Ni Ze, Lu Xiaofeng, Yadav O P, Et al., Overview of real-time lifetime prediction and extension for SiC power converters, IEEE Transactions on Power Electronics, 35, 8, pp. 7765-7794, (2020)
[10]  
Dornic N, Khatir Z, Tran S H, Et al., Stress-based model for lifetime estimation of bond wire contacts using power cycling tests and finite-element modeling, IEEE Journal of Emerging and Selected Topics in Power Electronics, 7, 3, pp. 1659-1667, (2019)