File system level wear leveling mechanism for non-volatile memory based storage

被引:0
作者
Cai, Tao [1 ]
Zhang, Yongchun [1 ]
Niu, Dejiao [1 ]
Ni, Xiaorong [1 ]
Liang, Dongying [2 ]
机构
[1] School of Computer Science and Telecommunication Engineering, Jiangsu University, Zhenjiang, 212013, Jiangsu
[2] Information Center, Shenzhen Institute of Information Technology, Shenzhen, 518055, Guangdong
来源
Jisuanji Yanjiu yu Fazhan/Computer Research and Development | 2015年 / 52卷 / 07期
关键词
File system; New memory; Non-volatile memory; Storage system; Wear leveling;
D O I
10.7544/issn1000-1239.2015.20140019
中图分类号
学科分类号
摘要
The access speed of STTRAM, MRAM and the other Non-volatile memory is close to that of DRAM. So they are very useful for high performance storage system and improving the performance of large computer system, but their limited write endurance is one of the most important limitations. We introduce file system level wear leveling technology for them. Using the Hash function to disperse files on the storage system, some blocks are avoided allocating repeatedly when creating and deleting files. The blocks with lower write count are chosen to avoid some blocks with centralized write operation when allocating space for file. An active heat data migration strategy is designed to reduce the I/O performance impaction of wear leveling mechanism. Finally, we implement the file system level wear leveling mechanism prototype based on the open source object-based storage device named Open-osd. Using Filebench, postmark and some trace are tested and analyzed, and the results show that the difference of write count between blocks is reduced to around one of the twentieth with original, and only reducing 6% system I/O performance and increasing about 0.5% amount of writing. It is verified that the file system level wear leveling mechanism is effective and stable. ©, 2015, Science Press. All right reserved.
引用
收藏
页码:1558 / 1566
页数:8
相关论文
共 17 条
[1]  
Caulfield A.M., De A., Coburn J., Et al., Moneta: A high-performance storage array architecture for next-generation, non-volatile memories, Proc of the 43rd Annual IEEE/ACM Int Symp on Microarchitecture, pp. 385-395, (2010)
[2]  
Dhiman G., Ayoub R., Rosing T., PDRAM: A hybrid PRAM and DRAM main memory system, Proc of the 46th IEEE/ACM Annual Design Automation Conf, pp. 664-669, (2009)
[3]  
Qureshi M.K., Srinivasan V., Rivers J.A., Scalable high performance main memory system using phase-change memory technology, ACM SIGARCH Computer Architecture News, 37, 3, pp. 24-33, (2009)
[4]  
Hu J., Zhuge Q., Xue C.J., Et al., Software enabled wear-leveling for hybrid PCM main memory on embedded systems, Design, Automation and Test in Europe Conf and Exhibition, pp. 599-602, (2013)
[5]  
Wu X., Reddy A.L., SCMFS: A file system for storage class memory, Proc of the 2011 Int Conf for Gigh Performance Computing, Networking, Storage and Analysis, pp. 1-19, (2011)
[6]  
Condit J., Nightingale E.B., Frost C., Et al., Better I/O through byte-addressable, persistent memory, Proc of the ACM SIGOPS 22nd Symp on Operating Systems Principles, pp. 133-146, (2009)
[7]  
Yue J., Zhu Y., Accelerating write by exploiting PCM asymmetries, Proc of the Int Conf on High Performance Computer Architecture, pp. 282-293, (2013)
[8]  
Fang Y., Li H., Li X., Life time enhancement techniques for PCM based image buffer in multimedia applications, Very Large Scale Integration Systems, 99, 1, pp. 129-136, (2009)
[9]  
Chang Y.H., Hsieh J.W., Kuo T.W., Improving flash wear leveling by proactively moving static data, IEEE Trans on Computers, 59, 1, pp. 53-65, (2010)
[10]  
Chen F., Luo T., Zhang X., CAFTL: A content-aware flash translation layer enhancing the lifespan of flash memory based solid state drives, Proc of the 9th USENIX Conf on File and Storage Technologies, pp. 77-90, (2011)