Design of Cascode Current Mirror using CMOS Technology for Low Power Application

被引：0

作者：

Muzira, Kudakwashe ^{[1
]}

Chander, Sweta ^{[1
]}

Sinha, Sanjeet Kumar ^{[1
]}

机构：

[1] School of Electronics and Electrical Engineering, Lovely Professional University, Punjab, Phagwara

来源：

Micro and Nanosystems | 2025年 / 17卷 / 02期

关键词：

AMPLIFIER; Cascode; CMOS; gdpk45; technology; low power; VLSI;

D O I：

10.2174/0118764029325758241017072331

中图分类号：

学科分类号：

摘要：

Background: Many applications, including biological applications, require a very high output impedance current mirror because they run at very low voltages. The circuit known as the current mirror applies the idea that two identical MOS transistors with the same gate-source voltage will have equal channel currents flowing through them. Objective: The objective of this study is to optimize the design to minimize power consumption while maintaining accurate current mirroring, which is crucial for low-power and energy-efficient electronic systems. Methods: This study is performed in Cadence Virtuoso using the gdpk45 technology node to construct a cascode current mirror, comparing simulation findings to other contemporary mirrors. Results: A significant improvement in power usage is shown in comparison to other types of current mirrors, and a small signal model analysis of the circuit, the design, and its mathematical model is investigated. Conclusion: Compared to the circuits that were previously designed, the output resistance values are substantially greater. The cascode current mirror that is suggested in this paper uses 48 µW of electricity, while the other cascode current mirror uses 74.186 µW. © 2025 Bentham Science Publishers.

引用

页码：126 / 132

页数：6

共 20 条

[1]

Bansal B., Current mirror circuits with improved performance, Int. J. Electr. Electron. Eng, 1, 2, pp. 1-6, (2011)

[2]

Nagulapalli R.K., A 15uW, 12 ppm/°C curvature compensated bandgap in 0.85v supply, 2021 IEEE International Symposium on Circuits and Systems (ISCAS)

[3]

Varun T., Nagulapalli R., Raja I., A 82μW mixed-mode sub-1V Bandgap reference with 25 ppm/°C temperature co-efficient with simultaneous PTAT generation, 2021 25th International Symposium on VLSI Design and Test (VDAT)

[4]

Kumar A., Yadav A.S., Roy C.M., A new CMOS voltage divider based current mirror, compared with the basic cascode current mirrors, Int. J. Adv. Res. Comput. Sci. Software Eng, 3, 4, (2013)

[5]

Nagulapalli R., Hayatleh K., Barker S., Tammam A.A., Yassine N., Yassine B., Ben-Esmael M., A low noise amplifier suitable for biomedical recording analog front-end in 65nm CMOS technology, J. Circuits Syst. Comput, 28, 8, (2019)

[6]

Chander S., Effect of noise components on L-shaped and T-shaped heterojunction tunnel field effect transistor, Semicond. Sci. Technol, 37, 7, (2022)

[7]

Radisavljevic B., Whitwick M.B., Kis A., Integrated circuits and logic operations based on single-layer MoS2, ACS Nano, 5, 12, pp. 9934-9938, (2011)

[8]

Zupan D., Czepl N., Deutschmann B., Influence of layout parasitics on EMI improved folded cascode amplifier input stages using filtering and linearization methods, Asia Pacific International Symposium on Electromagnetic Compatibility

[9]

Singh A., Sinha S.K., Chander S., Impact of ferroelectric material BaTiO <sub>3</sub> on negative capacitance TFET device and its circuit application, Integr. Ferroelectr, 237, 1, pp. 38-46, (2023)

[10]

Saligram R., Rakshith T.R., Design of low logical cost adders using novel parity conserving toffoli gate, International Conference in Emerging Trends in Communication, Control, Signal Processing and Computing Applications

← 1 2 →