Design of High-speed Low-power Digital Interpolation Filters

被引：0

作者：

Yao, Yafeng ^{[1
]}

Wang, Tong ^{[1
]}

Xu, Yangyang ^{[1
]}

Xin, Zhengyu ^{[2
]}

机构：

[1] School of Mechanical Engineering and Electronic Information, China University of Geosciences（Wuhan）, Wuhan

[2] Analog IC Key Laboratory, Chongqing Acoustic-Optic-Electronic Co. ，Ltd., Chongqing

来源：

Hunan Daxue Xuebao/Journal of Hunan University Natural Sciences | 2025年 / 52卷 / 06期

关键词：

analog to digital converter; digital filters; digital up-conversion; field programmable gate arrays（FPGA）; interpolation;

D O I：

10.16339/j.cnki.hdxbzkb.2025189

中图分类号：

学科分类号：

摘要：

In response to the issues of high hardware resource consumption and slow processing speed associated with traditional digital interpolation filters，a design methodology based on operand resource reuse is proposed to enhance digital interpolation filter performance. Building upon the foundation of a polyphase digital interpolation filter，this method optimizes the filter architecture to enable the reuse of core computational resources，resulting in a significant reduction in circuit resources and power consumption. A novel architecture filter proposed in this study is prototyped verified on an FPGA platform，and comparative analyses are conducted with traditional interpolation filters，multi-channel parallel interpolation filters，and polyphase interpolation filters. The results indicate that the improved filter requires 65% fewer registers compared to the traditional structure，73% fewer registers compared to the multi-channel parallel structure，and 28% fewer registers compared to the polyphase structure，respectively. The maximum operating clock frequency is increased by 129% compared to the traditional structure and 13.8% compared to the multi-channel parallel structure. Moreover，power consumption is lower than that of traditional structure and multi-channel paralle structure，making it more suitable for high-speed and low-power consumption applications. © 2025 Hunan University. All rights reserved.

引用

页码：195 / 202

页数：7

共 16 条

[1]

HERNANDEZ L, ROMBOUTS P，, Et al., Time-encoding analog-to-digital converters：Bridging the analog gap to advanced digital CMOS-part 1：Basic principles［J］, IEEE Solid-State Circuits Magazine, 12, 2, pp. 47-55, (2020)

[2]

All-electronic 100-GHz bandwidth digital-to-analog converter generating PAM signals up to 190 GBaud［J］, Journal of Lightwave Technology, 35, 3, pp. 411-417, (2017)

[3]

YE M, CHU Y Y，, ZHAO Y Q., Design of successive approximation ADC based on ground sampling technique［J］, Journal of Hunan University（Natural Sciences）, 50, 2, pp. 129-137, (2023)

[4]

HONG Z L., Analysis and design of analog integrated circuits, (2011)

[5]

HAN J W, A novel image interpolation method using the bilateral filter, 2010 Digest of Technical Papers International Conference on Consumer Electronics（ICCE）, pp. 25-26, (2010)

[6]

DE LAMARE R C，, SAMPAIO-NETO R．, Adaptive reduced-rank processing based on joint and iterative interpolation，decimation，and filtering［J］, IEEE Transactions on Signal Processing, 57, 7, pp. 2503-2514, (2009)

[7]

JIANG Y，, Et al., A 14-Bit 2.8 GS/s DAC with DTIRZ technique in 65 nm CMOS ［J］, IEICE Electronics Express, 18, 6, (2021)

[8]

LOU C Y, YANG X N., Software-defined radio：Principles and practice ［M］, (2014)

[9]

ZHUANG L, TANG Y Y．, FIR filter optimal structure with low sensitivity［J］, Journal of Huazhong University of Science and Technology（Natural Science Edition）, 49, 1, pp. 55-62, (2021)

[10]

KOCH P，, Et al., Hardware architecture of polyphase filter banks performing embedded resampling for software-defined radio front-ends［J］, ZTE Communications, 10, 1, pp. 54-62, (2012)

← 1 2 →