共 43 条
[11]
Dynamic Hazard Resolution for Pipelining Irregular Loops in High-Level Synthesis
[J].
FPGA'17: PROCEEDINGS OF THE 2017 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS,
2017,
:189-194
[14]
Floc'h A, 2013, IEEE INT WORK C SO, P100, DOI 10.1109/SCAM.2013.6648190
[15]
A Unified Memory Dependency Framework for Speculative High-Level Synthesis
[J].
PROCEEDINGS OF THE 33RD ACM SIGPLAN INTERNATIONAL CONFERENCE ON COMPILER CONSTRUCTION, CC 2024,
2024,
:13-25
[17]
SPARK: A high-level synthesis framework for applying parallelizing compiler transformations
[J].
16TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS,
2003,
:461-466
[18]
HOLTMANN U, 1995, EUR CONF DESIG AUTOM, P550, DOI 10.1109/EDTC.1995.470346
[19]
Huang Y., 2013, FPGA, P171