共 16 条
[1]
Electrical and morphological characterization of platinum thin-films with various adhesion layers for high temperature applications
[J].
MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS,
2017, 23 (03)
:703-709
[2]
Brown WilliamD., 2006, Advanced Electronic Packaging, V2nd
[3]
Chen LY, 2021, Additional Conferences (Device Packaging HiTEC HiTEN & CICMT), V2021, P000069, DOI [10.4071/2380-4491.2021.hitec.000069, 10.4071/2380-4491.2021.hitec.000069, DOI 10.4071/2380-4491.2021.HITEC.000069]
[4]
Chen LY, 2019, Journal of Microelectronics and Electronic Packaging, V16, P78, DOI [10.4071/imaps.873073, 10.4071/imaps.873073, DOI 10.4071/IMAPS.873073]
[5]
Di Cino M, 2022, Semiconductor Science and Information Devices, V4, P8, DOI [10.30564/ssid.v4i1.4474, 10.30564/ssid.v4i1.4474, DOI 10.30564/SSID.V4I1.4474]
[6]
Elenius P., 2000, Chip Scale Review, V4
[7]
Li F, 2024, IEEE MIRCOELECT ELEC, P1, DOI [10.1109/INFOCOMWKSHPS61880.2024.10620828, 10.1109/WMED61554.2024.10534140]
[8]
Flip-Chip Bonding for SiC Integrated Circuits With Gold Stud Bumps for High Temperature Up To 600 degree celsius Applications
[J].
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY,
2024, 14 (04)
:705-713
[9]
Metal-to-Metal Flip-Chip Bonding for HighTemperature 3D SiC IC Integration and Packaging
[J].
2023 IEEE WORKSHOP ON MICROELECTRONICS AND ELECTRON DEVICES, WMED,
2023,
:14-17
[10]
3-D Stacking of SiC Integrated Circuit Chips With Gold Wire Bonded Interconnects for Long-Duration High-Temperature Applications
[J].
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY,
2022, 12 (10)
:1601-1608