Performance Analysis and Verification of Elastic Circuits under Process Variations

被引:0
作者
Zaeemi, M. [1 ]
Mohammadi, S. [1 ,2 ]
机构
[1] Univ Tehran, Coll Engn, Sch Elect & Comp Engn, Tehran, Iran
[2] Inst Res Fundamental Sci IPM, Sch Comp Sci, Tehran, Iran
来源
INTERNATIONAL JOURNAL OF ENGINEERING | 2025年 / 38卷 / 10期
关键词
Elastic Circuits; Early Evaluation; High-level Modeling; Performance Analysis; Process Variation; STATIC TIMING ANALYSIS; ASYNCHRONOUS CIRCUITS; VOLTAGE; CLOCK; POWER;
D O I
10.5829/ije.2025.38.10a.06
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
The diversity of designs and optimization methods for elastic systems makes evaluating their performance challenging. This paper proposes a method based on xMAS and high-level modeling to analyze the performance, functional and timing verification of regular and early evaluation synchronous elastic circuits while considering process variations. The xMAS framework provides modularity, precise semantics, and executable models, enhancing formal verification and high-level analysis capabilities over existing approaches. The proposed platform calculates the throughput value, which is the most critical performance factor in elastic circuits. The power, delay, and PDP of all early evaluation elastic components are evaluated under process variations and compared to those of regular elastic circuits. The results indicate that early evaluation properties increase the sensitivity of circuit components to process variations, making their performance less predictable. Modeling results of the Elastic DLX microprocessor highlight these findings by demonstrating that process variations can cause a 26% reduction in throughput and lead to a 0.2% chance of synchronization errors between data and control signals. These findings underscore the critical need to account for process variations when designing and verifying early evaluation elastic circuits to maintain performance reliability.
引用
收藏
页码:2273 / 2287
页数:15
相关论文
共 50 条
[11]  
Demme J, 2021, Arxiv, DOI [arXiv:2111.06584, 10.48550/arXiv.2111.06584, DOI 10.48550/ARXIV.2111.06584]
[12]   Shot-ViT: Cricket Batting Shots Classification with Vision Transformer Network [J].
Dey, A. ;
Biswas, S. .
INTERNATIONAL JOURNAL OF ENGINEERING, 2024, 37 (12) :2463-2472
[13]   Compositional Dataflow Circuits [J].
Edwards, Stephen A. ;
Townsend, Richard ;
Barker, Martha ;
Kim, Martha A. .
ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2019, 18 (01)
[14]  
Ezz-Eldin R, 2015, Analysis and design of networks-on-chip under high process variation, DOI [10.1007/978-3-319-25766-2, DOI 10.1007/978-3-319-25766-2]
[15]  
Galceran-Oms M, 2011, PhD thesis
[16]   Symbolic Performance Analysis of Elastic Systems [J].
Galceran-Oms, Marc ;
Cortadella, Jordi ;
Kishinevsky, Mike .
2010 IEEE AND ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2010, :778-785
[17]  
Ghosh S, 2006, IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, ICCAD, P787
[18]   Dual Output Voltage Differencing Buffered Amplifier Based Active -C Multiphase Sinusoidal Oscillator [J].
Gupta, P. ;
Pandey, R. .
INTERNATIONAL JOURNAL OF ENGINEERING, 2021, 34 (06) :1438-1444
[19]   Gate Oxide Thickness and Drain Current Variation of Dual Gate Tunnel Field Effect Transistor [J].
Howldar, S. ;
Balaji, B. ;
Rao, K. Srinivasa .
INTERNATIONAL JOURNAL OF ENGINEERING, 2024, 37 (03) :520-528
[20]   Buffer Placement and Sizing for High-Performance Dataflow Circuits [J].
Josipovic, Lana ;
Sheikhha, Shabnam ;
Guerrieri, Andrea ;
Ienne, Paolo ;
Cortadella, Jordi .
ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2022, 15 (01)