Performance Analysis and Verification of Elastic Circuits under Process Variations

被引:0
作者
Zaeemi, M. [1 ]
Mohammadi, S. [1 ,2 ]
机构
[1] Univ Tehran, Coll Engn, Sch Elect & Comp Engn, Tehran, Iran
[2] Inst Res Fundamental Sci IPM, Sch Comp Sci, Tehran, Iran
来源
INTERNATIONAL JOURNAL OF ENGINEERING | 2025年 / 38卷 / 10期
关键词
Elastic Circuits; Early Evaluation; High-level Modeling; Performance Analysis; Process Variation; STATIC TIMING ANALYSIS; ASYNCHRONOUS CIRCUITS; VOLTAGE; CLOCK; POWER;
D O I
10.5829/ije.2025.38.10a.06
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
The diversity of designs and optimization methods for elastic systems makes evaluating their performance challenging. This paper proposes a method based on xMAS and high-level modeling to analyze the performance, functional and timing verification of regular and early evaluation synchronous elastic circuits while considering process variations. The xMAS framework provides modularity, precise semantics, and executable models, enhancing formal verification and high-level analysis capabilities over existing approaches. The proposed platform calculates the throughput value, which is the most critical performance factor in elastic circuits. The power, delay, and PDP of all early evaluation elastic components are evaluated under process variations and compared to those of regular elastic circuits. The results indicate that early evaluation properties increase the sensitivity of circuit components to process variations, making their performance less predictable. Modeling results of the Elastic DLX microprocessor highlight these findings by demonstrating that process variations can cause a 26% reduction in throughput and lead to a 0.2% chance of synchronization errors between data and control signals. These findings underscore the critical need to account for process variations when designing and verifying early evaluation elastic circuits to maintain performance reliability.
引用
收藏
页码:2273 / 2287
页数:15
相关论文
共 50 条
[1]   Latency Insensitive Design Styles for FPGAs [J].
Abbas, Mustafa ;
Betz, Vaughn .
2018 28TH INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS (FPL), 2018, :360-367
[2]   Elastic buffer evaluation for link pipelining under process variation [J].
Adl, Seyed Mohamad Taghi ;
Mitzaei, Mohammad ;
Mohammadi, Siamak .
IET CIRCUITS DEVICES & SYSTEMS, 2018, 12 (05) :645-654
[3]  
[Anonymous], 2022, Workcraft Website
[4]   Elastic Circuits [J].
Carmona, Josep ;
Cortadella, Jordi ;
Kishinevsky, Mike ;
Taubin, Alexander .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2009, 28 (10) :1437-1455
[5]   xMAS: Quick Formal Modeling of Communication Fabrics to Enable Verification [J].
Chatterjee, Satrajit ;
Kishinevsky, Michael ;
Ogras, Umit Y. .
IEEE DESIGN & TEST OF COMPUTERS, 2012, 29 (03) :80-88
[6]   Quick Formal Modeling of Communication Fabrics to Enable Verification [J].
Chatterjee, Satrajit ;
Kishinevsky, Michael ;
Ogras, Umit Y. .
2010 IEEE INTERNATIONAL HIGH LEVEL DESIGN VALIDATION AND TEST WORKSHOP (HLDVT), 2010, :42-49
[7]  
Cortadella J, 2006, INT WORKSH TIM ISS S
[8]   Synchronous elastic circuits with early evaluation and token counterflow [J].
Cortadella, Jordi ;
Kishinevsky, Mike .
2007 44TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2007, :416-+
[9]  
Cortadella J, 2017, CONF REC ASILOMAR C, P115, DOI 10.1109/ACSSC.2017.8335149
[10]   The Mobius framework and its implementation [J].
Deavours, DD ;
Clark, G ;
Courtney, T ;
Daly, D ;
Derisavi, S ;
Doyle, JM ;
Sanders, WH ;
Webster, PG .
IEEE TRANSACTIONS ON SOFTWARE ENGINEERING, 2002, 28 (10) :956-969