An Automatic Optimization Method for Electrical and Thermal Performance of Stacked DBC Power Module

被引:2
作者
Hui, Xiaoshuang [1 ,2 ]
Ning, Puqi [1 ,2 ]
Fan, Tao [1 ,2 ]
Kang, Yuhui [1 ,2 ]
Wang, Kai [1 ,2 ]
Mei, Yunhui [3 ]
机构
[1] Chinese Acad Sci, Inst Elect Engn, Beijing 100049, Peoples R China
[2] Univ Chinese Acad Sci, Sch Elect Elect & Commun Engn, Beijing 100190, Peoples R China
[3] Tiangong Univ, Sch Elect Engn, Tianjin 300387, Peoples R China
关键词
genetic algorithm (GA); lattice Boltzmann method (LBM); Electric vehicles; semiconductor device packaging; silicon carbide (SiC); LAYOUT OPTIMIZATION; TECHNOLOGIES; ELECTRONICS; MODEL; FLOW;
D O I
10.1109/JESTPE.2024.3444776
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
To meet the stringent performance of electric vehicle controllers, it is highly needed to optimize the electrical and thermal performance of power semiconductor modules. As stacked direct bonded copper (DBC) power modules have higher power density and enable the parallel of more chips, the demand for optimization is increasingly imperative. In this article, an automated optimization method based on genetic algorithm (GA) and lattice Boltzmann method (LBM) was proposed for stacked DBC power modules with water-cooled PinFin heat sink. With the proposed automatic generation method for electrical layout and heat-sink structures, GA is used to select candidates. Because of the expanded optimization space, there is a growing requirement for faster and more precise evaluation methods. The proposed evaluation method based on LBM can assess layout parasitic inductance and the flow velocity and temperature distribution of power module with PinFin heat sink, which verifies an advantage in balancing speed and accuracy compared to traditional evaluation methods. According to the optimization results, a 1200-V/1400-A, 16 chips in parallel, silicon carbide (SiC) MOSFET power module was fabricated in a standard EconoDUAL packaging size. Dynamic and static parameter testing as well as thermal testing were conducted, and the experiment results demonstrate the effectiveness of the proposed automatic optimization method.
引用
收藏
页码:5901 / 5914
页数:14
相关论文
共 57 条
[1]   PowerSynth Design Automation Flow for Hierarchical and Heterogeneous 2.5-D Multichip Power Modules [J].
Al Razi, Imam ;
Le, Quang ;
Evans, Tristan M. ;
Mukherjee, Shilpi ;
Mantooth, H. Alan ;
Peng, Yarui .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2021, 36 (08) :8919-8933
[2]  
Al Razi I, 2019, IEEE ENER CONV, P2257, DOI [10.1109/ecce.2019.8912209, 10.1109/ECCE.2019.8912209]
[3]  
Böhler J, 2018, INT TELECOM ENERGY
[4]  
Chang YC, 2000, DES AUT CON, P458
[5]   Flexible PCB-Based 3-D Integrated SiC Half-Bridge Power Module With Three-Sided Cooling Using Ultralow Inductive Hybrid Packaging Structure [J].
Chen, Cai ;
Huang, Zhizhao ;
Chen, Lichuan ;
Tan, Yifan ;
Kang, Yong ;
Luo, Fang .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2019, 34 (06) :5579-5593
[6]   Feasibility Design of Tight Integration of Low Inductance SiC Power Module with Microchannel Cooler [J].
Chen, Hao ;
Wei, Tiwei ;
Chen, Yuxiang ;
Li, Xiaoling ;
Li, Nan ;
Zhu, Qiuchi ;
Hazra, Sougata ;
Zhao, Yue ;
Gupta, Man Prakash ;
Asheghi, Mehdi ;
Lu, Yongfeng ;
Goodson, Kenneth ;
Mantooth, Alan .
2022 IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION, APEC, 2022, :962-965
[7]   Failure analysis on the pin fin heat sink for the power module of new energy vehicles [J].
Chen, Jie ;
Gong, Yi ;
Yang, Zhen-Guo .
ENGINEERING FAILURE ANALYSIS, 2023, 143
[8]  
Chen XL, 2018, IEEE ENER CONV, P4671, DOI 10.1109/ECCE.2018.8558155
[9]  
Cui J., 2023, PROC PCIM ASIA, P1
[10]   Chip Layout Optimization of SiC Power Modules Based on Multiobjective Electro-Thermal Design Strategy [J].
Fukunaga, Shuhei ;
Funaki, Tsuyoshi .
IEEJ JOURNAL OF INDUSTRY APPLICATIONS, 2022, 11 (01) :157-162