Implementing FPGA-based fractional-order controllers in real-time applications can be challenging due to their memory dependencies. These dependencies require high-order integers, leading to several design complications. Issues such as large design sizes, space exploration, and difficulty creating configurable hardware can affect resource utilization, power consumption, and accuracy. Therefore, this paper presents the implementation of a family of fractional-order PID controllers on the Zynq-7000 FPGA using the Tustin approximation technique, which addresses the memory dependency issue in real-time applications. A hybrid approach combining fixed and floating-point methods enhances computational efficiency, reducing resource utilization alongside greater precision and accuracy. The controllers evaluated include PID, PI-PD1, PI-PD2, PIDD, PI alpha-PD1, PI alpha-PD2, PI-PD beta 1, PI-PD beta 2, PI alpha-PD beta 1, PI alpha-PD beta 2, PI alpha D beta, and PIDD beta. These controllers are implemented on three different plants, allowing for a comparison between fractional-order and traditional controllers. The design utilizes the FPGA-in-the-Loop (FIL) feature for real-time validation and performance evaluation through MATLAB/Simulink and Xilinx Vivado. In Plant 1, the PI alpha-PD2 controller exhibits the least overshoot and the shortest rise time with power consumption from Xilinx of 0.3W. Similarly, in plant 2, all the fractional-order controllers demonstrate less overshoot and quicker settling time than the integer-order controllers with a power consumption of 0.3W. Finally, in plant 3, the fractional-order controller achieves significantly less overshoot and a much shorter rise time than traditional controllers, with power consumption ranging from 3W to 4W. Overall, the performance of Zynq-7000 FPGA-based fractional-order controllers shows improvements in step response characteristics, resource utilization, and power consumption compared to the traditional controllers.