Temperature-Aware Differential Programming for Performance and Energy Optimization on 3D NAND High-Density Flash Memory

被引:0
作者
Song, Yunpeng [1 ,2 ]
Yu, Dingcui [1 ,2 ]
Yan, Zhonghuan [1 ,2 ]
Wang, Yanyun [1 ,2 ]
Shi, Liang [1 ,2 ]
机构
[1] East China Normal Univ, MoE Engn Res Ctr Software Hardware Codesign Techno, Shanghai 200062, Peoples R China
[2] East China Normal Univ, Sch Comp Sci & Technol, Shanghai 200062, Peoples R China
关键词
Programming; Reliability; Flash memories; Three-dimensional displays; Energy consumption; Error correction codes; Optimization; Threshold voltage; Thermal stability; Temperature; Cross-temperature; programming; high-density 3D NAND flash memory; read performance; energy consumption;
D O I
10.1109/TCSI.2025.3551354
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
3D NAND high-density flash memory is widely used in edge computing, IoT, and automotive applications due to its high performance, low latency, and low storage cost characteristics. These scenarios require operation in extreme temperature environments, with cross-temperature read/write occurring frequently. However, cross-temperature affects programming reliability, leading to high raw bit error rates (RBER), which degrades read performance and increases energy consumption. In this paper, we propose a novel temperature-aware differential programming (TADP) scheme to optimize read performance and energy consumption under cross-temperature read/write. Specifically, first, a temperature-aware compensatory programming scheme is proposed to reduce the cross-temperature-induced degradation of RBER. Second, a layer variation-aware compensatory programming scheme is proposed to reduce the compensatory programming latency. Finally, a degraded programming scheme is proposed to enhance the temperature toughness of poorly temperature-tough word-lines by using them as MLC. Evaluated on 233-layer 3D triple-level-cell (TLC) NAND flash, TADP achieved encouraging optimizations in programming reliability, energy consumption, and read performance with minimal capacity loss.
引用
收藏
页数:12
相关论文
共 50 条
  • [1] [Anonymous], 2023, Filebench:A Flexible Framework for File System Benchmarking
  • [2] Error Characterization, Mitigation, and Recovery in Flash-Memory-Based Solid-State Drives
    Cai, Yu
    Ghose, Saugata
    Haratsch, Erich F.
    Luo, Yixin
    Mutlu, Onur
    [J]. PROCEEDINGS OF THE IEEE, 2017, 105 (09) : 1666 - 1704
  • [3] Utilizing Multi-Body Interactions in a CMOS-Based Ising Machine for LDPC Decoding
    Elmitwalli, Eslam
    Ignjatovic, Zeljko
    Kose, Selcuk
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2024, 71 (01) : 40 - 50
  • [4] Random Flip Bit Aware Reading for Improving High-Density 3-D NAND Flash Performance
    Feng, Hua
    Wei, Debao
    Gu, Shipeng
    Piao, Zhelong
    Wang, Yongchao
    Qiao, Liyan
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2024, 71 (05) : 2372 - 2383
  • [5] Interleaved Write Scheme for Improving Sequential Write Throughput of Multi-Chip MLC NAND Flash Memory Systems
    Hong, Hao-Chiao
    Yang, Chih-Ko
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2020, 67 (12) : 4946 - 4959
  • [6] A Heterogeneous Platform for 3D NAND-Based In-Memory Hyperdimensional Computing Engine for Genome Sequencing Applications
    Hsu, Po-Kai
    Garg, Vaidehi
    Lu, Anni
    Yu, Shimeng
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2024, 71 (04) : 1628 - 1637
  • [7] Huang D, 2024, DES AUT TEST EUROPE, DOI 10.23919/DATE58400.2024.10546573
  • [8] Layer-Aware Program-and-Read Schemes for 3D Stackable Vertical-Gate BE-SONOS NAND Flash Against Cross-Layer Process Variations
    Hung, Chun-Hsiung
    Chang, Meng-Fan
    Yang, Yih-Shan
    Kuo, Yao-Jen
    Lai, Tzu-Neng
    Shen, Shin-Jang
    Hsu, Jo-Yu
    Hung, Shuo-Nan
    Lue, Hang-Ting
    Shih, Yen-Hao
    Huang, Shih-Lin
    Chen, Ti-Wen
    Chen, Tzung Shen
    Chen, Chung Kuang
    Hung, Chi-Yu
    Lu, Chih-Yuan
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2015, 50 (06) : 1491 - 1501
  • [9] Kim Bvunarvul, 2023, 2023 IEEE International Solid- State Circuits Conference (ISSCC), P27, DOI 10.1109/ISSCC42615.2023.10067666
  • [10] Lee D., 2022, P IEEE AS SOL STAT C, P1