ZDD: A Zero Delay Deviation Variability-Aware Golden Free Hardware Trojan Detection Using Physical Unclonable Function

被引:0
作者
Hossain, Fakir Sharif [1 ]
Seum, Ashek [2 ]
Chowdhury, Md. Reasad Zaman [2 ]
Ahmed, Foisal [3 ]
机构
[1] Ahsanullah Univ Sci & Technol, Dept Elect & Elect Engn, Dhaka 1208, Bangladesh
[2] Ahsanullah Univ Sci & Technol, Dept Comp Sci & Engn, Dhaka 1208, Bangladesh
[3] Stoneridge Elect Inc, Tallinn 12618, Estonia
关键词
Trojan horses; Delays; Circuits; Noise; Logic gates; Hardware; Sensitivity; Security; Market research; Physical unclonable function; Hardware Trojan; delay side-channel; process variations; detection rate; golden free; virtual chip; PATH-DELAY;
D O I
10.1109/TCSI.2025.3559805
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Hardware Trojan detection through side-channel analysis in physical chips is very challenging due to the presence of manufacturing process variations. Numerous Trojan detection approaches are in the literature. However, most of them are limited to netlist level identification and unable to explain the process variation issue in post-silicon chips. In this work, we propose a new detection technique with delay side-channel analysis that can detect all types of Trojans under the presence of high process variations. The technique is termed as zero delay deviation (ZDD) that is capable of diminishing the effect of all variations and other noise sources to identify the Trojan presence in chips. The ZDD approach is achieved by 1) a novel equal-delay circuit partitioning, 2) placing a highly secured camouflaged ring oscillator PUF per partition to generate equal-delay challenge-response pairs that delivers the knowledge of variation trends, 3) generating Identical Delay (ID) neighboring pairs for both, partitions and PUF designs that ensure nullifying the variation effects upon comparing them. The ZDD is examined through an intra-referencing of ID pairs with PUF-RD pairs in ISCAS'85 and 89 benchmarks. 10,000 virtual chips are generated by Monte Carlo simulation considering all physical characteristics of a real chip. Results demonstrate that the proposed approach can successfully detect Trojans even if it consists of a single gate. A comparison to the state-of-the-art shows the method superiority over others.
引用
收藏
页码:4153 / 4166
页数:14
相关论文
共 38 条
[1]   Detecting Trojans Through Leakage Current Analysis Using Multiple Supply Pad IDDQs [J].
Aarestad, Jim ;
Acharyya, Dhruva ;
Rad, Reza ;
Plusquellic, Jim .
IEEE TRANSACTIONS ON INFORMATION FORENSICS AND SECURITY, 2010, 5 (04) :893-904
[2]   Area efficient camouflaging technique for securing IC reverse engineering [J].
Ali, Md. Liakot ;
Hossain, Md. Ismail ;
Hossain, Fakir Sharif .
PLOS ONE, 2021, 16 (11)
[3]   Temperature Tracking: Toward Robust Run-Time Detection of Hardware Trojans [J].
Bao, Chongxi ;
Forte, Domenic ;
Srivastava, Ankur .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2015, 34 (10) :1577-1585
[4]  
Chakraborty RS, 2009, LECT NOTES COMPUT SC, V5747, P396
[5]  
Faezi S, 2021, PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), P1484, DOI 10.23919/DATE51398.2021.9474076
[6]   Brain-Inspired Golden Chip Free Hardware Trojan Detection [J].
Faezi, Sina ;
Yasaei, Rozhin ;
Barua, Anomadarshi ;
Al Faruque, Mohammad Abdullah .
IEEE TRANSACTIONS ON INFORMATION FORENSICS AND SECURITY, 2021, 16 (16) :2697-2708
[7]   Counterfeit Integrated Circuits: A Rising Threat in the Global Semiconductor Supply Chain [J].
Guin, Ujjwal ;
Huang, Ke ;
DiMase, Daniel ;
Carulli, John M., Jr. ;
Tehranipoor, Mohammad ;
Makris, Yiorgos .
PROCEEDINGS OF THE IEEE, 2014, 102 (08) :1207-1228
[8]   Trojan Resilient Computing in COTS Processors Under Zero Trust [J].
Hasan, Mahmudul ;
Cruz, Jonathan ;
Chakraborty, Prabuddha ;
Bhunia, Swarup ;
Hoque, Tamzidul .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2022, 30 (10) :1412-1424
[9]  
Hassan S., CHIP LEVEL TROJAN BE
[10]   Hardware Trojan Detection Through Chip-Free Electromagnetic Side-Channel Statistical Analysis [J].
He, Jiaji ;
Zhao, Yiqiang ;
Guo, Xiaolong ;
Jin, Yier .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (10) :2939-2948