Cryogenic Hyperdimensional In-Memory Computing Using Ferroelectric TCAM

被引:0
|
作者
Singh Parihar, Shivendra [1 ,2 ]
Kumar, Shubham [1 ,2 ]
Chatterjee, Swetaki [1 ,2 ]
Pahwa, Girish [3 ]
Singh Chauhan, Yogesh [2 ]
Amrouch, Hussam [4 ]
机构
[1] Univ Stuttgart, Semicond Test & Reliabil STAR, D-70174 Stuttgart, Germany
[2] Dept Elect Engn, IIT Kanpur, Kanpur 208016, India
[3] Natl Yang Ming Chiao Tung Univ, Int Coll Semicond Technol, Hsinchu 30010, Taiwan
[4] Tech Univ Munich, Munich Inst Robot & Machine Intelligence, Chair AI Processor Design, TUM Sch Computat Informat & Technol, D-80333 Munich, Germany
来源
IEEE JOURNAL ON EXPLORATORY SOLID-STATE COMPUTATIONAL DEVICES AND CIRCUITS | 2025年 / 11卷
关键词
Cryogenics; Vectors; Arrays; Transistors; Iron; CMOS technology; Temperature distribution; FinFETs; Semiconductor device modeling; Nonvolatile memory; 5-nm fin field-effect transistor (FinFET); compact modeling; cryogenic complementary metal oxide semiconductor (CMOS); ferroelectric fin field-effect transistor (FeFinFET); hyperdimensional computing (HDC); in-memory computing (IMC); CONTENT-ADDRESSABLE MEMORY; HIGH-SPEED; ELECTRONICS; READOUT; CMOS;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Cryogenic operations of electronics present a significant step forward to achieve huge demand of in-memory computing (IMC) for high-performance computing, quantum computing, and military applications. Ferroelectric (FE) is a promising candidate to develop the complementary metal oxide semiconductor (CMOS)-compatible nonvolatile memories. Hence, in this work, we investigate the effectiveness of IMC using emerging FE technology at the 5-nm technology node. To achieve that, we begin by characterizing commercial 5-nm fin field-effect transistors (FinFETs) from room temperature (300 K) down to cryogenic temperature (10 K). Then, we carefully calibrate the first industry-standard cryogenic-aware compact model [Berkeley Short-channel IGFET Model-Common Multi-Gate (BSIM-CMG)] to accurately reproduce the measurements. Afterward, we use the Preisach-model-based approach to incorporate the impact of FE within the BSIM-CMG model framework using the measurements from FE capacitor to realize ferroelectric fin field-effect transistors (Fe-FinFETs) operating from 300 down to 10 K. Then, as proof of concept, we focus on $1\times 8$ ternary content addressable memory (TCAM) array that is used to perform language classification and voice recognition using brain-inspired hyperdimensional IMC. Our comprehensive analysis spans from investigating the delay, power, and energy efficiency of TCAM-based IMC all the way up to calculating error probabilities in which we compare the figure of merits obtained from the emerging Fe-FinFET against classical FinFET-based IMC. We reveal that cryogenic temperatures lead to the worst performance in Fe-FinFET-based TCAM. Hence, we have also proposed solutions to improve the cryogenic performance of Fe-FinFET-based TCAM.
引用
收藏
页码:34 / 41
页数:8
相关论文
共 50 条
  • [31] K-Nearest Neighbor Hardware Accelerator Using In-Memory Computing SRAM
    Saikia, Jyotishman
    Yin, Shihui
    Jiang, Zhewei
    Seok, Mingoo
    Seo, Jae-sun
    2019 IEEE/ACM INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN (ISLPED), 2019,
  • [32] Physics-based modeling approaches of resistive switching devices for memory and in-memory computing applications
    D. Ielmini
    V. Milo
    Journal of Computational Electronics, 2017, 16 : 1121 - 1143
  • [33] Physics-based modeling approaches of resistive switching devices for memory and in-memory computing applications
    Ielmini, D.
    Milo, V.
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2017, 16 (04) : 1121 - 1143
  • [34] Classification using hyperdimensional computing: a review with comparative analysis
    Verges, Pere
    Heddes, Mike
    Nunes, Igor
    Kleyko, Denis
    Givargis, Tony
    Nicolau, Alexandru
    ARTIFICIAL INTELLIGENCE REVIEW, 2025, 58 (06)
  • [35] Optimization of Projected Phase Change Memory for Analog In-Memory Computing Inference
    Li, Ning
    Mackin, Charles
    Chen, An
    Brew, Kevin
    Philip, Timothy
    Simon, Andrew
    Saraf, Iqbal
    Han, Jin-Ping
    Sarwat, Syed Ghazi
    Burr, Geoffrey W.
    Rasch, Malte
    Sebastian, Abu
    Narayanan, Vijay
    Saulnier, Nicole
    ADVANCED ELECTRONIC MATERIALS, 2023, 9 (06)
  • [36] An In-Memory Computing SRAM Macro for Memory-Augmented Neural Network
    Kim, Sunghoon
    Lee, Wonjae
    Kim, Sundo
    Park, Sungjin
    Jeon, Dongsuk
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2022, 69 (03) : 1687 - 1691
  • [37] STT-RAM-Based Hierarchical in-Memory Computing
    Gajaria, Dhruv
    Gomez, Kevin Antony
    Adegbija, Tosiron
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2024, 35 (09) : 1615 - 1629
  • [38] True In-memory Computing with the CRAM: From Technology to Applications
    Zabihi, Masoud
    Zhao, Zhengyang
    Chowdhury, Zamshed I.
    Resch, Salonik
    Mahendra, D. C.
    Peterson, Thomas
    Karpuzcu, Ulya R.
    Wang, Jian-Ping
    Sapatnekar, Sachin S.
    GLSVLSI '19 - PROCEEDINGS OF THE 2019 ON GREAT LAKES SYMPOSIUM ON VLSI, 2019, : 379 - 379
  • [39] Benchmarking DNN Mapping Methods for the in-Memory Computing Accelerators
    Wang, Yimin
    Fong, Xuanyao
    IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS, 2023, 13 (04) : 1040 - 1051
  • [40] TAICHI: A Tiled Architecture for In-Memory Computing and Heterogeneous Integration
    Wang, Xinxin
    Pinkham, Reid
    Zidan, Mohammed A.
    Meng, Fan-Hsuan
    Flynn, Michael P.
    Zhang, Zhengya
    Lu, Wei D.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2022, 69 (02) : 559 - 563