An efficient low-power configured dual material gate-all-around nanotube TFET with hetero-dielectric layers

被引:0
作者
Kumar, Pankaj [1 ]
Raman, Ashish [1 ]
机构
[1] Dr BR Ambedkar Natl Inst Technol Jalandhar, Dept ECE, Jalandhar 144008, Punjab, India
关键词
TFET; HfO2; HDD-GAA-NTFET; I-V characteristics; GAA; Al2O3; TUNNEL FET; DESIGN; PERFORMANCE; CHALLENGES;
D O I
10.1088/1402-4896/adcaf7
中图分类号
O4 [物理学];
学科分类号
0702 ;
摘要
In the field of semiconductors, Tunnel Field-Effect Transistors (TFETs) stand out as highly efficient electronic devices. The ability of nanotubes to form a Gate-All-Around (GAA) structure provides excellent electrostatic control, making them ideal for addressing critical challenges such as short-channel effects and power dissipation in nanoscale devices. This research introduces a hetero-dielectric dual-material design for TFETs, utilizing HfO2 and Al2O3 to enhance device performance. The proposed model employs the Band-to-Band Tunneling (BTBT) mechanism, while the use of HfO2 and Al2O3 reduces leakage current. Additionally, incorporating a dual-material gate-all-around structure in the nanotube TFET significantly boosts the drain current. Optimal work functions for the gate materials on the source and drain sides further enhance the device's performance. The dual-material gate configuration improves the overall efficiency of the double-gate TFET. Key electrical parameters, including current-voltage (I-V) characteristics, transconductance (s/mu m), transfer characteristics, mobility (cm(2)/V<middle dot>s), drain current (A/mu m), capacitance (F/mu m), and average subthreshold slope (mV/dec), were analyzed to evaluate performance. Linearity metrics such as Gm1, Gm2, Gm3, VIP2, VIP3, IMD3, 1-dB compression point, and IIP3 were also assessed. The proposed design achieved a capacitance of 48 F mu m(-1), a drain current of 25 A mu m(-1), a transconductance of 456 s mu m(-1), mobility of 1252 cm(2) V-1<middle dot>s(-1), and an average subthreshold slope of 56 mV dec(-1). These results were compared with existing models, dielectric materials, and channel lengths. The simulation and modeling results highlight its potential for advanced low-power electronic applications, establishing it as a promising candidate for future semiconductor technologies.
引用
收藏
页数:23
相关论文
共 37 条
  • [31] Low-K Dielectric Pocket and Workfunction Engineering for DC and Analog/RF Performance Improvement in Dual Material Stack Gate Oxide Double Gate TFET
    Dharmender
    Nigam, Kaushal
    SILICON, 2021, 13 (07) : 2347 - 2356
  • [32] Analytical drain current formulation for gate dielectric engineered dual material gate-gate all around-tunneling field effect transistor
    Madan, Jaya
    Gupta, R. S.
    Chaujar, Rishu
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2015, 54 (09)
  • [33] Analytical modeling of a dual-material graded-channel cylindrical gate-all-around FET to minimize the short-channel effects
    Mudidhe, Praveen Kumar
    Nistala, Bheema Rao
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2023, 22 (01) : 199 - 208
  • [34] Computational Analysis of Potential Profile of III-V Heterojunction Gate-All-Around Tunneling FET for Low Power Digital Circuits
    Vijh, Manjula
    Gupta, R. S.
    Pandey, Sujata
    2016 IEEE INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRONICS, INFORMATION & COMMUNICATION TECHNOLOGY (RTEICT), 2016, : 839 - 842
  • [35] Effect of Electric Fringe-Field on Low-Power and Radio-Frequency Performances of Sub-10 nm Junctionless Transistors with Hetero-Dielectric Spacer Structure
    Yoon, Young Jun
    Seo, Jae Hwa
    Cho, Min Su
    Lee, Jung-Hee
    Kang, In Man
    JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2017, 17 (10) : 7140 - 7144
  • [36] Subthreshold Current Modeling of Stacked Dielectric Triple Material Cylindrical Gate All Around (SD-TM-CGAA) Junctionless MOSFET for Low Power Applications
    Kumar, Prashant
    Vashisht, Munish
    Gupta, Neeraj
    Gupta, Rashmi
    SILICON, 2022, 14 (11) : 6261 - 6269
  • [37] RF and linearity parameters analysis of 20 nm gate-all-around gate-stacked junction-less accumulation mode MOSFET for low power circuit applications
    Kumar, Jitender
    Mahajan, Aparna N.
    Deswal, S. S.
    Saxena, Amit
    Gupta, R. S.
    MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2024, 30 (06): : 673 - 685