Design of new single-bit multilayer ALU in QCA technology

被引:0
作者
Faraji, Reza [1 ]
Rezai, Abdalhossein [1 ]
机构
[1] Univ Sci & Culture, Dept Elect Engn, Tehran, Iran
关键词
Quantum-dot Cellular Automata (QCA); Nanotechnology; Multilayer arithmetic logic unit; QCADesigner; DOT CELLULAR-AUTOMATA; FULL ADDER CIRCUIT; REVERSIBLE ALU; QUANTUM;
D O I
10.1016/j.vlsi.2025.102422
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Nowadays, the CMOS technology is faced with limitations such as short channel effects. The new nanotechnology, QCA technology, is a promising candidate to replace the CMOS technology. This technology can be used for efficient digital circuits design. The ALU circuit is a significant digital circuit that can be developed in this technology. This paper proposes a new single-bit QCA Multilayer ALU (MALU), which has 4 inputs and 3 outputs. This MALU can execute 5 operations including subtraction, addition, OR, AND, and XOR. The functionality of the proposed single-bit MALU has been verified using QCADesigner tool. The results confirm that the proposed QCA MALU has 0.19 mu m2 area, 235 cells, 8.17 meV energy, 3 clock cycles delay, and 0.109 nW average power dissipation. Moreover, the comparison demonstrates that the suggested single-bit QCA MALU circuit provides advantages when considering of energy, area, latency, and cost as compared to previously QCA ALU circuits.
引用
收藏
页数:10
相关论文
共 50 条
[21]   Single-bit digital comparator circuit design using quantum-dot cellular automata nanotechnology [J].
Sharma, Vijay Kumar .
ETRI JOURNAL, 2023, 45 (03) :534-542
[22]   Towards the hierarchical design of multilayer QCA logic circuit [J].
Sen, Bibhash ;
Nag, Anirban ;
De, Asmit ;
Sikdar, Biplab K. .
JOURNAL OF COMPUTATIONAL SCIENCE, 2015, 11 :233-244
[23]   Design of efficient multilayer RAM cell in QCA framework [J].
Singh, Rupali ;
Sharma, Devendra Kumar .
CIRCUIT WORLD, 2021, 47 (01) :31-41
[24]   Realizing Reversible Computing in QCA Framework Resulting in Efficient Design of Testable ALU [J].
Sen, Bibhash ;
Dutta, Manojit ;
Some, Samik ;
Sikdar, Biplab K. .
ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2014, 11 (03)
[25]   Design of a low-delay 4-bit parallel prefix adder using QCA technology [J].
Niranjan, Tushar ;
Nayak, Anirban ;
Veeramachaneni, Sreehari ;
Ahmed, Syed Ershad .
SCIENTIFIC REPORTS, 2025, 15 (01)
[26]   Optimal Design of Two-Bit QCA Comparator Circuits [J].
Akbari-Hasanjani, Reza ;
Mianroodi, Mohammad Amin ;
Sabbaghi-Nadooshan, Reza .
PROCEEDINGS OF THE NATIONAL ACADEMY OF SCIENCES INDIA SECTION A-PHYSICAL SCIENCES, 2024, 94 (01) :27-36
[27]   Design and simulation of a reversible ALU by using QCA cells with the aim of improving evaluation parameters [J].
Armin Naghibzadeh ;
Monireh Houshmand .
Journal of Computational Electronics, 2017, 16 :883-895
[28]   Comparative analysis of 1-bit memory cell in CMOS and QCA technology [J].
Kaur, Rupinder ;
Saluja, Nitin .
2018 INTERNATIONAL FLEXIBLE ELECTRONICS TECHNOLOGY CONFERENCE (IFETC), 2018,
[29]   Design and simulation of efficient combinational circuits based on a new XOR structure in QCA technology [J].
Safaiezadeh, Behrouz ;
Mahdipour, Ebrahim ;
Haghparast, Majid ;
Sayedsalehi, Samira ;
Hosseinzadeh, Mehdi .
OPTICAL AND QUANTUM ELECTRONICS, 2021, 53 (12)
[30]   Efficient design and implementation of a robust coplanar crossover and multilayer hybrid full adder-subtractor using QCA technology [J].
Patidar, Mukesh ;
Gupta, Namit .
JOURNAL OF SUPERCOMPUTING, 2021, 77 (08) :7893-7915