On the System-Level Design of Noise-Shaping SAR Analog-to-Digital Converters

被引:0
|
作者
Ismail, Ayman H. [1 ]
机构
[1] Ain Shams Univ, Fac Engn, ECE Dept, Cairo 11535, Egypt
关键词
noise-shaping; SAR ADC; system design; oversampling ratio; figure-of-merit; ADC; SNDR;
D O I
10.3390/electronics13204128
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
In this work, the system-level design of noise-shaping (NS) successive-approximation (SAR) analog-to-digital converters (ADCs) is investigated and analyzed. It is shown that despite the fact that the NS SAR architecture shares the same fundamental NS principle with the Sigma Delta architecture, there are a few implementation differences that imply different considerations for optimum system-level design, particularly in the selection of the system oversampling ratio (OSR) and consequent resolution of the associated digital-to-analog converter (DAC) for a certain target overall resolution. In addition, the impacts of the OSR value on the power dissipation and figure-of-merit (FOM) are addressed in details.
引用
收藏
页数:19
相关论文
共 50 条
  • [41] Audio Analog-to-Digital Converters
    Story, M., 1600, Audio Engineering Society (52):
  • [42] Embedded Analog-to-Digital Converters
    Bult, Klaas
    2009 PROCEEDINGS OF ESSCIRC, 2009, : 53 - 65
  • [43] EVALUATING ANALOG-TO-DIGITAL CONVERTERS
    POLGE, RJ
    BHAGAVAN, BK
    CALLAS, L
    SIMULATION, 1975, 24 (03) : 81 - 86
  • [44] Calibration of SAR Analog-to-Digital Converters for Expanding the Sampling Rate Range
    Naghibzadeh, Abbas
    Rezaee-Dehsorkh, Hamidreza
    Ravanshad, Nassim
    2017 29TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS (ICM), 2017, : 326 - 329
  • [45] Design and Characterization of a Sampling System Based on Σ-Δ Analog-to-Digital Converters for Electrical Metrology
    Iuzzolino, Ricardo
    Palafox, Luis
    Kuerten Ihlenfeld, Waldemar Guitherme
    Mohns, Enrico
    Brendel, Christian
    IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2009, 58 (04) : 786 - 790
  • [46] Analog-to-digital converters: digitizing the analog world
    Lee, Hae-Seung
    Sodini, Charles G.
    PROCEEDINGS OF THE IEEE, 2008, 96 (02) : 323 - 334
  • [47] Analysis of SQNR Degradation in Noise-Shaped SAR Analog-to-Digital Converters at High Input Signal Amplitudes
    Godavarthi, Sekhar
    Manivannan, Saravana
    EMERGING VLSI DEVICES, CIRCUITS AND ARCHITECTURES, VDAT 2023, 2025, 1234 : 1 - 13
  • [48] Spectral shaping of timing mismatches in time-interleaved analog-to-digital converters
    Vogel, C
    Draxelmayr, D
    Kubin, G
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 1394 - 1397
  • [49] DIGITAL CORRECTION TECHNIQUE FOR MULTISTAGE NOISE-SHAPING WITH AN RC-ANALOG INTEGRATOR
    MATSUYA, Y
    YUHKI, N
    AKAZAWA, Y
    IEICE TRANSACTIONS ON ELECTRONICS, 1994, E77C (12) : 1912 - 1919
  • [50] Accurate modeling of noise in switched-C ΔΣ analog-to-digital converters
    Hegazi, E
    Klemmer, N
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2005, 52 (11) : 2319 - 2326