共 52 条
[31]
Miyahara M, 2017, IEEE CUST INTEGR CIR
[32]
Murmann B, 2013, 2013 IEEE FAIBLE TENSION FAIBLE CONSOMMATION (FTFC)
[33]
A 97.99 dB SNDR, 2 kHz BW, 37.1 μW Noise-Shaping SAR ADC with Dynamic Element Matching and Modulation Dither Effect
[J].
2016 IEEE SYMPOSIUM ON VLSI CIRCUITS (VLSI-CIRCUITS),
2016,
[34]
Oh Y. G., 2020, J. Integr. Circuits Syst., V6, P1
[36]
Pelgrom M.J.M., 2022, Analog-to-Digital Conversion, V4th ed.
[37]
Saisundar S, 2016, INT SYMP INTEGR CIRC
[38]
Schreier R., 2005, Understnading Delta-Sigma Converters
[39]
A 79dB-SNDR 167dB-FoM Bandpass ΔΣ ADC Combining N-Path Filter with Noise-Shaping SAR
[J].
2021 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC),
2021, 64
:382-+
[40]
Shi LK, 2020, MIDWEST SYMP CIRCUIT, P353, DOI [10.1109/MWSCAS48704.2020.9184516, 10.1109/mwscas48704.2020.9184516]