On the System-Level Design of Noise-Shaping SAR Analog-to-Digital Converters

被引：0
作者：
Ismail, Ayman H. [1 ]
机构：
[1] Ain Shams Univ, Fac Engn, ECE Dept, Cairo 11535, Egypt
来源：
ELECTRONICS | 2024年 / 13卷 / 20期
关键词：
noise-shaping; SAR ADC; system design; oversampling ratio; figure-of-merit; ADC; SNDR;
D O I：
10.3390/electronics13204128
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this work, the system-level design of noise-shaping (NS) successive-approximation (SAR) analog-to-digital converters (ADCs) is investigated and analyzed. It is shown that despite the fact that the NS SAR architecture shares the same fundamental NS principle with the Sigma Delta architecture, there are a few implementation differences that imply different considerations for optimum system-level design, particularly in the selection of the system oversampling ratio (OSR) and consequent resolution of the associated digital-to-analog converter (DAC) for a certain target overall resolution. In addition, the impacts of the OSR value on the power dissipation and figure-of-merit (FOM) are addressed in details.
引用
收藏
页数：19
相关论文
共 52 条
[1]   Inverter-based noise-shaping SAR ADC for low-power applications [J].
Badawy, Ali ;
Ismail, Ayman .
MICROELECTRONICS JOURNAL, 2024, 144
[2]  
Brenna S, 2015, 2015 NORDIC CIRCUITS AND SYSTEMS CONFERENCE (NORCAS) - NORCHIP & INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP (SOC)
[3]  
Carusone T.C., 2012, Analog Integrated Circuits Design
[4]  
Chen Z., 2024, P 2024 IEEE INT SOL, VVolume 67, P174
[5]  
Chen ZJ, 2016, IEEE ASIAN SOLID STA, P309, DOI 10.1109/ASSCC.2016.7844197
[6]  
Dai ZY, 2018, 2018 14TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), P1014
[7]  
Fredenburg J., 2012, 2012 IEEE International Solid-State Circuits Conference (ISSCC), P468, DOI 10.1109/ISSCC.2012.6177094
[8]  
Garvik H, 2019, IEEE ASIAN SOLID STA, P193, DOI [10.1109/A-SSCC47793.2019.9056925, 10.1109/a-sscc47793.2019.9056925]
[9]  
Garvik H, 2017, IEEE CUST INTEGR CIR
[10]   500-MS/s 5-bit ADC in 65-nm CMOS with split capacitor array DAC [J].
Ginsburg, Brian P. ;
Chandrakasan, Anantha P. .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2007, 42 (04) :739-747
123456