Statistical Signal Integrity Analysis on DFE with Nonideal Latch Model

被引:0
|
作者
Park, Junyong [1 ]
机构
[1] Dankook Univ, Semicond Convergence Engn, Yongin 16890, Gyeonggi Do, South Korea
来源
ELECTRONICS | 2025年 / 14卷 / 01期
关键词
decision feedback equalizer (DFE); electromagnetic compatibility (EMC); eye diagram; signal integrity (SI); statistical signal integrity; noise modeling; SHMOO;
D O I
10.3390/electronics14010202
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
This paper introduces the nonideal latch model for the decision feedback equalizer (DFE) for statistical signal integrity (SI) analysis. The DFE equalizes inter-symbol-interference (ISI) noise from the channel in the time domain. The nonideal DFE may propagate an error due to the ISI noise, and the nonideal latch in the DFE may also generate a bit error in the DFE operation. The dynamic latch in the slicer of the DFE circuit amplifies the received signal in a recursive manner. During the amplification, the voltage difference ebetween the signal and the threshold voltage may be less amplified when the amplification time is not enough. Thus, the nonideal dynamic latch is another error source in the DFE operation. In order to reflect the effect of the nonideal latch, the gray zone is defined based on the transfer function of the dynamic latch with iterations. In other words, the gray zone is approximated with the Gaussian distribution and reflected into the statistical eye diagram. As a result of the nonideal latch model, the statistical eye diagram has blurred probability density functions (PDFs).
引用
收藏
页数:12
相关论文
共 50 条
  • [1] Statistical Eye Diagram for Nonideal Decision Feedback Equalizer (DFE)
    Park, Junyong
    Kim, DongHyun
    PROCEEDINGS OF THE 2024 IEEE JOINT INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY, SIGNAL & POWER INTEGRITY: EMC JAPAN/ASIAPACIFIC INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY, EMC JAPAN/APEMC OKINAWA 2024, 2024, : 578 - 581
  • [2] The impact of a nonideal return path on differential signal integrity
    Fornberg, PE
    Kanda, M
    Lasek, C
    Piket-May, M
    Hall, SH
    IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, 2002, 44 (01) : 11 - 15
  • [3] Statistical timing analysis in the presence of signal-integrity effects
    Kahng, Andrew B.
    Liu, Bao
    Xu, Xu
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2007, 26 (10) : 1873 - 1877
  • [4] Latch modeling for statistical timing analysis
    Shi, Sean X.
    Ramalingam, Anand
    Wang, Daifeng
    Pan, David Z.
    2008 DESIGN, AUTOMATION AND TEST IN EUROPE, VOLS 1-3, 2008, : 978 - 983
  • [5] Signal integrity analysis based on IBIS model
    Zhou, RJ
    Du, Y
    Wang, BF
    ICEMI'2003: PROCEEDINGS OF THE SIXTH INTERNATIONAL CONFERENCE ON ELECTRONIC MEASUREMENT & INSTRUMENTS, VOLS 1-3, 2003, : 503 - 507
  • [6] Sensitivity Approach to Statistical Signal Integrity Analysis of Coupled Interconnect Trees
    Hao, Zhigang
    Shi, Guoyong
    2009 52ND IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2009, : 212 - 215
  • [7] Analytical laser model for optical signal integrity analysis
    Clarici, Georg
    Griese, Elmar
    Proceedings of the 2005 International Students and Young Scientists Workshop Photonics and Microsystems, 2005, : 13 - 16
  • [8] A Calibrated Pathfinding Model for Signal Integrity Analysis on Interposer
    Kim, Jaemin
    Kim, Sunyoung
    Ryckaert, Julien
    Detalle, Mikael
    Van Hoovels, Nele
    Marchal, Pol
    2012 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2012,
  • [9] Signal integrity analysis
    Levy, Yoram
    Printed Circuit Design, 2000, 17 (05):
  • [10] Statistical signal integrity analysis and diagnosis methodology for high-speed systems
    Matoglu, E
    Pham, N
    de Araujo, DN
    Cases, M
    Swaminathan, M
    IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2004, 27 (04): : 611 - 629