A nano-scale design of Vedic multiplier for electrocardiogram signal processing based on a quantum technology

被引:0
|
作者
Wang, Yuyao [1 ]
Darbandi, Mehdi [2 ]
Ahmadpour, Seyed-Sajad [3 ]
Navimipour, Nima Jafari [3 ,4 ,5 ]
Navin, Ahmad Habibizad [6 ]
Heidari, Arash [7 ]
Hosseinzadeh, Mehdi [8 ,9 ]
Anbar, Mohammad [10 ]
机构
[1] Midwestern State Univ, McCoy Sch Engn, Wichita Falls, TX 76308 USA
[2] Pole Univ Leonard Vinci, Paris, France
[3] Kadir Has Univ, Fac Engn & Nat Sci, Dept Comp Engn, Istanbul, Turkiye
[4] Natl Yunlin Univ Sci & Technol, Future Technol Res Ctr, Touliu, Yunlin, Taiwan
[5] Western Caspian Univ, Res Ctr High Technol & Innovat Engn, Baku, Azerbaijan
[6] Islamic Azad Univ, Dept Comp Engn, Tabriz Branch, Tabriz 5157944533, Iran
[7] Istanbul Atlas Univ, Fac Engn & Nat Sci, Dept Comp Engn, Istanbul, Turkiye
[8] Duy Tan Univ, Sch Comp Sci, Da Nang, Vietnam
[9] Jadara Univ, Jadara Res Ctr, Irbid 21110, Jordan
[10] Tartous Univ, Commun Technol Engn Dept, Tartus, Syria
来源
APL MATERIALS | 2025年 / 13卷 / 03期
关键词
MAC UNIT;
D O I
10.1063/5.0241549
中图分类号
TB3 [工程材料学];
学科分类号
0805 ; 080502 ;
摘要
An electrocardiogram (ECG) measures the electric signals from the heartbeat to diagnose various heart issues; nevertheless, it is susceptible to noise. ECG signal noise must be removed because it significantly affects ECG signal characteristics. In addition, speed and occupied area play a fundamental role in ECG structures. The Vedic multiplier is an essential part of signal processing and is necessary for various applications, such as ECG, clusters, and finite impulse response filter architectures. All ECGs have a Vedic multiplier circuit unit that is necessary for signal processing. The Vedic multiplier circuit always performs multiplication and accumulation steps to execute continuous and complex operations in signal processing programs. Conversely, in the Vedic multiplier framework, the circuit speed and occupied area are the main limitations. Fixing these significant defects can drastically improve the performance of this crucial circuit. The use of quantum technologies is one of the most popular solutions to overcome all previous shortcomings, such as the high occupied area and speed. In other words, a unique quantum technology like quantum dot cellular automata (QCA) can easily overcome all previous shortcomings. Thus, based on quantum technology, this paper proposes a multiplier for ECG using carry skip adder, half-adder, and XOR circuits. All suggested frameworks utilized a single-layer design without rotated cells to increase their operability in complex architectures. All designs have been proposed with a coplanar configuration in view, having an impact on the circuits' durability and stability. All proposed architectures have been designed and validated with the tool QCADesigner 2.0.3. All designed circuits showed a simple structure with minimum quantum cells, minimum area, and minimum delay with respect to state-of-the-art structures.
引用
收藏
页数:10
相关论文
共 50 条
  • [1] Design and implementation of a nano-scale high-speed multiplier for signal processing applications
    Ahmadpour, Seyed-Sajad
    Navimipour, Nima Jafari
    Ul Ain, Noor
    Kerestecioglu, Feza
    Yalcin, Senay
    Avval, Danial Bakhshayeshi
    Hosseinzadeh, Mehdi
    NANO COMMUNICATION NETWORKS, 2024, 41
  • [2] A novel nano-scale architecture of Vedic multiplier using majority logic in quantum-dot cellular automata technology
    Huang, Junjun
    Lale, S.
    ELECTRONICS LETTERS, 2022, 58 (17) : 660 - 662
  • [3] RETRACTION: A nano-scale design of a multiply-accumulate unit for digital signal processing based on quantum computing
    Ahmadpour, Seyed-Sajad
    Navimipour, Nima Jafari
    Yalcin, Senay
    Avval, Danial Bakhshayeshi
    Ul Ain, Noor
    OPTICAL AND QUANTUM ELECTRONICS, 2024, 56 (09)
  • [4] Fault tolerant signal processing for nano-scale VLSI circuit technology
    Jenkins, W. K.
    Radhakrishnan, C.
    Pal, S.
    Sabarad, J.
    2006 FORTIETH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS, VOLS 1-5, 2006, : 926 - +
  • [5] RETRACTED: A nano-scale design of a multiply-accumulate unit for digital signal processing based on quantum computing (Retracted Article)
    Ahmadpour, Seyed-Sajad
    Navimipour, Nima Jafari
    Yalcin, Senay
    Bakhshayeshi Avval, Danial
    Ul Ain, Noor
    OPTICAL AND QUANTUM ELECTRONICS, 2024, 56 (01)
  • [6] A new energy-efficient design for quantum-based multiplier for nano-scale devices in internet of things
    Ahmadpour, Seyed-Sajad
    Noorallahzadeh, Mojtaba
    Al-Khafaji, Hamza Mohammed Ridha
    Darbandi, Mehdi
    Navimipour, Nima Jafari
    Javadi, Bahman
    Ul Ain, Noor
    Hosseinzadeh, Mehdi
    Yalcin, Senay
    COMPUTERS & ELECTRICAL ENGINEERING, 2024, 117
  • [7] STOCHASTIC MODELING AND SIGNAL PROCESSING OF NANO-SCALE PROTEIN-BASED BIOSENSORS
    Monfared, Sahar M.
    Krishnamurthy, Vikram
    Cornell, Bruce
    2009 IEEE INTERNATIONAL WORKSHOP ON GENOMIC SIGNAL PROCESSING AND STATISTICS (GENSIPS 2009), 2009, : 154 - +
  • [8] Analysis and design of a new fault-tolerant digital comparator based on nano-scale quantum technology
    Jiao, Yuhan
    CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2022, 34 (20):
  • [9] Design-for-Manufacturability for Nano-Scale CMOS Technology
    Li, Yongfu
    2023 IEEE ASIA PACIFIC CONFERENCE ON POSTGRADUATE RESEARCH IN MICROELECTRONICS AND ELECTRONICS, PRIMEASIA 2023, 2024, : XVI - XVI
  • [10] RETRACTION: Analysis and Design of a New Fault-Tolerant Digital Comparator Based on Nano-Scale Quantum Technology
    Jiao, Y.
    CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2025, 37 (6-8):