Extremely Low-power Edge Connected Devices

被引:1
作者
Brennan, Robert L. [1 ]
Lee, Taylor [1 ]
机构
[1] ON Semicond, 611 Kumpf Dr, Waterloo, ON N2V 1K8, Canada
来源
2024 IEEE 67TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, MWSCAS 2024 | 2024年
关键词
D O I
10.1109/MWSCAS60917.2024.10658964
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Information and data gathering are closely linked. Many systems are based on gathering sensor data from multiple nodes and processing centrally (cloud based). Since accessibility to increasing amounts of data leads to better decisions, this puts an increasing processing pressure on the cloud. Coupled with better and more capable sensors which are now available, data gathering has grown and accelerated into almost all applications. While it is a clear expectation that this increased amount of data will improve outcomes, it is also clear that the increasing rate of sensor data must be processed at the same rate. The computation of local data remotely creates a bottleneck to the cloud resulting in long latency. Decisions may arrive back too late to determine the best course of action. Furthermore, remote servers must share their resources according to a strategy that may not be beneficial to the critical task being controlled. Untimely computation breakdown may make critical computations difficult or completely unavailable if out-of-range highlighting the need to provide computing intelligence and decision making on the edge. Recently, edge processing has been proposed and may be the only reasonable answer. With sufficient computing capability it can provide decisions with local data quickly bypassing the latency of a cloud connection. Even in the larger context where cloud computing is required, local computation preprocesses the data resulting in better utilization of the edge-cloud transmission link. As an illustration of this type of capability, an asset tracking demonstration with real hardware was generated at ON Semiconductor. This tracking system utilizes Bluetooth tag transmitters on each asset and multiple receiving antennas connected in a network detecting multiple angle-of-arrival (AoA) from each tag. The demonstrator system determines the tag location from these measurements.
引用
收藏
页码:674 / 677
页数:4
相关论文
共 50 条
[41]   Low-power, serial interface for power-constrained devices [J].
Degnan, Brian ;
Hasler, Jennifer .
2015 IEEE 58TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2015,
[42]   Design of Low-Power Dual Edge-Triggered Retention Flip-Flop for IoT Devices [J].
Mall, Ajay ;
Khanna, Shaweta ;
Noor, Arti .
PROCEEDINGS OF RECENT INNOVATIONS IN COMPUTING, ICRIC 2019, 2020, 597 :841-852
[43]   A Reconfigurable Coarse-to-Fine Approach for the Execution of CNN Inference Models in Low-Power Edge Devices [J].
Rangsikunpum, Auangkun ;
Amiri, Sam ;
Ost, Luciano .
IET COMPUTERS AND DIGITAL TECHNIQUES, 2024, 2024 (01)
[44]   AHAR: Adaptive CNN for Energy-Efficient Human Activity Recognition in Low-Power Edge Devices [J].
Rashid, Nafiul ;
Demirel, Berken Utku ;
Al Faruque, Mohammad Abdullah .
IEEE INTERNET OF THINGS JOURNAL, 2022, 9 (15) :13041-13051
[45]   Hardware Solutions for Low-Power Smart Edge Computing [J].
Wisniewski, Lucas Martin ;
Bec, Jean-Michel ;
Boguszewski, Guillaume ;
Gamatie, Abdoulaye .
JOURNAL OF LOW POWER ELECTRONICS AND APPLICATIONS, 2022, 12 (04)
[46]   PhiNets: A Scalable Backbone for Low-power AI at the Edge [J].
Paissan, Francesco ;
Ancilotto, Alberto ;
Farella, Elisabetta .
ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2022, 21 (05)
[47]   Low-Power Subgraph Isomorphism at the Edge Using FPGAs [J].
Bosio, Roberto ;
Brignone, Giovanni ;
Urso, Teodoro ;
Lazarescu, Mihai T. ;
Lavagno, Luciano ;
Pasini, Paolo .
IEEE Access, 2025, 13 :67127-67135
[48]   Low-Power Subgraph Isomorphism at the Edge Using FPGAs [J].
Bosio, Roberto ;
Brignone, Giovanni ;
Urso, Teodoro ;
Lazarescu, Mihai T. ;
Lavagno, Luciano ;
Pasini, Paolo .
IEEE ACCESS, 2025, 13 :67127-67135
[49]   Low-power double-edge triggered flipflop [J].
Blair, GM .
ELECTRONICS LETTERS, 1997, 33 (10) :845-847
[50]   A low-power processor architecture optimized for wireless devices [J].
Efthymiou, A ;
Garside, JD ;
Papaefstathiou, I .
16TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURE AND PROCESSORS, PROCEEDINGS, 2005, :185-190