A convolutional neural network accelerator on FPGA for crystallography spot screening

被引:0
|
作者
Jiang, Yuwei [1 ,2 ]
Feng, Yingqi [1 ,2 ]
Ren, Tao [1 ]
Zhu, Yongxin [1 ,2 ]
机构
[1] Chinese Acad Sci, Shanghai Adv Res Inst, Shanghai, Peoples R China
[2] Univ Chinese Acad Sci, Shanghai, Peoples R China
基金
中国国家自然科学基金;
关键词
Convolutional neural network; FPGA; Bragg spot; CNN accelerator; CNN ACCELERATOR; FUSION;
D O I
10.1109/HPSC62738.2024.00019
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
The X-rays from a light source produce a lot of data in a very short period of time, and only a tiny fraction of it is meaningful to study. Traditional statistics-based methods rely heavily on experienced experts to classify it. How to obtain these data efficiently and accurately is one of the challenges that light sources are now facing. To solve this problem, a new FPGA-based Convolutional Neural Network (CNN) accelerator is introduced for screening Bragg spots in diffraction images produced at electron laser light sources. The proposed method enhances the target by filtering the data and aims at the region of interest through heat map analysis. A lightweight hardware-friendly convolutional neural network architecture called BraggNet is proposed. The proposed network contains a feature extractor and a classifier. Quantization and layer fusion method is proposed to compression the model. The accelerator uses pipelining between layers and on-chip quantized weight reuse to reduce the time of data transfer process. Data streaming is used between layers in the accelerator. The proposed accelerator is implemented using HLS and FPGA ZeU104. The results show that the proposed method achieves 82.66% accuracy of BraggNet, and 82.16% accuracy of quantized BraggNet, which is higher than the existing method. The proposed method is suitable for data screening at the receiving end of the light source detector.
引用
收藏
页码:66 / 70
页数:5
相关论文
共 50 条
  • [21] Quantized Lite Convolutional Neural Network Hardware Accelerator Design with FPGA for Face Direction Recognition
    Jiang, Ko-Yi
    Wang, Hsing-Yao
    Wu, Chung-Bin
    Hwang, Yin-Tsung
    Fan, Chih-Peng
    2022 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS - TAIWAN, IEEE ICCE-TW 2022, 2022, : 61 - 62
  • [22] FPGA-based Convolutional Neural Network Accelerator design using High Level Synthesize
    Ghaffari, Sina
    Sharifian, Saeed
    2016 2ND INTERNATIONAL CONFERENCE OF SIGNAL PROCESSING AND INTELLIGENT SYSTEMS (ICSPIS), 2016, : 29 - 34
  • [23] An energy-efficient convolutional neural network accelerator for speech classification based on FPGA and quantization
    Wen, Dong
    Jiang, Jingfei
    Dou, Yong
    Xu, Jinwei
    Xiao, Tao
    CCF TRANSACTIONS ON HIGH PERFORMANCE COMPUTING, 2021, 3 (01) : 4 - 16
  • [24] A Binary Weight Convolutional Neural Network Hardware Accelerator for Analysis Faults of the CNC Machinery on FPGA
    Chung, Ching-Che
    Liang, Yu-Pei
    Chang, Ya-Ching
    Chang, Chen-Ming
    2023 INTERNATIONAL VLSI SYMPOSIUM ON TECHNOLOGY, SYSTEMS AND APPLICATIONS, VLSI-TSA/VLSI-DAT, 2023,
  • [25] A High Utilization FPGA-Based Accelerator for Variable-Scale Convolutional Neural Network
    Li, Xin
    Cai, Yujie
    Han, Jun
    Zeng, Xiaoyang
    2017 IEEE 12TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2017, : 944 - 947
  • [26] Deep Neural Network Accelerator based on FPGA
    Thang Viet Huynh
    2017 4TH NAFOSTED CONFERENCE ON INFORMATION AND COMPUTER SCIENCE (NICS), 2017, : 254 - 257
  • [27] An Efficient FPGA-based Depthwise Separable Convolutional Neural Network Accelerator with Hardware Pruning
    Liu, Zhengyan
    Liu, Qiang
    Yan, Shun
    Cheung, Ray C. C.
    ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2024, 17 (01)
  • [28] An energy-efficient convolutional neural network accelerator for speech classification based on FPGA and quantization
    Dong Wen
    Jingfei Jiang
    Yong Dou
    Jinwei Xu
    Tao Xiao
    CCF Transactions on High Performance Computing, 2021, 3 : 4 - 16
  • [29] Design of a Safe Convolutional Neural Network Accelerator
    Xu, Zheng
    Abraham, Jacob
    2019 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2019), 2019, : 248 - 253
  • [30] A Convolutional Neural Network Accelerator Based on NVDLA
    Zhao, Kangjin
    Wang, Jing
    Zang, Di
    5TH INTERNATIONAL CONFERENCE ON ALGORITHMS, COMPUTING AND SYSTEMS, ICACS 2021, 2021, : 43 - 47