A W-Band TX/RX Chipset With 2.4-GHz LO Synchronization Enabling Full Scalability for FMCW Radar

被引:0
作者
Zhang, Jingzhi [1 ,2 ]
Ahmed, Sherif S. [1 ]
Arbabian, Amin [1 ]
机构
[1] Stanford Univ, Dept Elect Engn, Stanford, CA 94305 USA
[2] Univ Elect Sci & Technol China UESTC, Sch Elect Sci & Engn, Chengdu 611731, Peoples R China
基金
中国国家自然科学基金;
关键词
Radar; Radar antennas; Transmitters; Antenna arrays; Apertures; Transceivers; Scalability; Synchronization; Receiving antennas; Radar imaging; Antenna-in-package (AiP); frequency-modulated continuous wave radar (FMCW); frequency multiplier; fully scalable; local oscillator (LO) synchronization; multiple-input and multiple-output (MIMO); scalable architecture; transceiver; LOCKED FREQUENCY TRIPLER; POWER-AMPLIFIER; PHASE-NOISE; INJECTION LOCKING; GENERAL-THEORY; TRACKING LOOP; TRANSCEIVER; ANTENNA; OSCILLATORS; 76-TO-81GHZ;
D O I
10.1109/JSSC.2024.3514667
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The chip-cascading solution has been widely used in millimeter-wave (mm-wave) frequency-modulated continuous wave (FMCW) radars to enable large-aperture arrays in multiple-input and multiple-output (MIMO) operations. However, scalability remains problematic during implementation. In this work, we propose a W-band FMCW radar transceiver chip architecture to enable full scalability by adopting an local oscillator (LO) distribution frequency as low as 2.4 GHz for cross-chip synchronization. Implemented in the 40-nm CMOS process, we demonstrate a four-channel receiver chip and a single-channel transmitter chip that can operate from 80 to 90 GHz. Meanwhile, we use a ceramic interposer with integrated patch antennas to package the chips to achieve antenna-in-package (AiP). To reconstruct the 84-GHz FMCW chirp signal from the off-chip 2.4-GHz LO distribution chain, we design an on-chip injection-locking-based x 35 frequency multiplier, while the phase noise and harmonic spur issues during reconstruction have been analyzed and carefully arranged. The measured phase noise and harmonic rejection ratio (HRR) are - 112 dBc/Hz at 1-MHz offset and above 50 dBc, respectively, allowing for an over 100-dB radar dynamic range. We demonstrate a radar system by cascading two receiver chips and two transmitter chips to enable an 8 x 2 MIMO array, and achieve an 11.3 degrees angular resolution through an outdoor experiment. Prototype radar systems enable for advanced chip cascading, which is beneficial for next-generation scalable high-resolution imaging radars.
引用
收藏
页数:15
相关论文
共 61 条
  • [1] Fully Electronic E-Band Personnel Imager of 2 m2 Aperture Based on a Multistatic Architecture
    Ahmed, Sherif Sayed
    Genghammer, Andreas
    Schiessl, Andreas
    Schmidt, Lorenz-Peter
    [J]. IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2013, 61 (01) : 651 - 657
  • [2] A 77-GHz 8RX3TX Transceiver for 250-m Long-Range Automotive Radar in 40-nm CMOS Technology
    Arai, Tomoyuki
    Usugi, Tatsunori
    Murakami, Tomotoshi
    Kishimoto, Shuya
    Utagawa, Yoshiyuki
    Kohtani, Masato
    Ando, Ikuma
    Matsunaga, Kazuhiro
    Arai, Chihiro
    Yamaura, Shinji
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2021, 56 (05) : 1332 - 1344
  • [3] Bergin J, 2018, ARTECH HSE RADAR LIB, P1
  • [4] A 56-65 GHz Injection-Locked Frequency Tripler With Quadrature Outputs in 90-nm CMOS
    Chan, Wei L.
    Long, John R.
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2008, 43 (12) : 2739 - 2746
  • [5] Chen JH, 2014, IEEE RAD FREQ INTEGR, P247, DOI 10.1109/RFIC.2014.6851710
  • [6] Chen ZM, 2010, IEEE MTT S INT MICR, P776, DOI 10.1109/MWSYM.2010.5517773
  • [7] Shielded passive devices for silicon-based monolithic microwave and millimeter-wave integrated circuits
    Cheung, TSD
    Long, JR
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (05) : 1183 - 1200
  • [8] High-Performance and Small Form-Factor mm-Wave CMOS Radars for Automotive and Industrial Sensing in 76-to-81GHz and 57-to-64GHz Bands
    Dandu, Krishnanshu
    Samala, Sreekiran
    Bhatia, Karan
    Moallem, Meysam
    Subburaj, Karthik
    Ahmad, Zeshan
    Breen, Daniel
    Jang, Sunhwan
    Davis, Tim
    Singh, Mayank
    Ram, Shankar
    Dudhia, Vashishth
    DeWilde, Marc
    Shetty, Dheeraj
    Samuel, John
    Parkar, Zahir
    Chi, Cathy
    Loya, Pilar
    Crawford, Zachary
    Herrington, John
    Kulak, Ross
    Daga, Abhinav
    Raavi, Rakesh
    Teja, Ravi
    Veettil, Rajesh
    Khemraj, Daniel
    Prathapan, Indu
    Narayanan, Prakash
    Narayanan, Naveen
    Anandwade, Sangamesh
    Singh, Jasbir
    Srinivasan, Venkatesh
    Nayak, Neeraj
    Ramasubramanian, Karthik
    Ginsburg, Brian
    Rentala, Vijay
    [J]. 2021 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC), 2021, 64 : 40 - +
  • [9] A 26 dBm 39 GHz Power Amplifier with 26.6% PAE for 5G Applications in 28nm bulk CMOS
    Dasgupta, Kaushik
    Daneshgar, Saeid
    Thakkar, Chintan
    Jaussi, James
    Casper, Bryan
    [J]. 2019 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM (RFIC), 2019, : 235 - 238
  • [10] A Self-Adapted Two-Point Modulation Type-II Digital PLL for Fast Chirp Rate and Wide Chirp-Bandwidth FMCW Signal Generation
    Deng, Wei
    Chen, Zipeng
    Jia, Haikun
    Yan, Angxiao
    Sun, Shiyan
    Chen, Guopei
    Wang, Zhihua
    Chi, Baoyong
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2022, 57 (04) : 1162 - 1174