Derailed: Arbitrarily Controlling DNN Outputs with Targeted Fault Injection Attacks

被引:0
作者
Ordonez, Jhon [1 ]
Yang, Chengmo [1 ]
机构
[1] Univ Delaware, Dept Elect & Comp Engn, Newark, DE 19716 USA
来源
2024 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, DATE | 2024年
基金
美国国家科学基金会;
关键词
Fault injection; DNN accelerator; Clock glitching;
D O I
10.23919/DATE58400.2024.10546554
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Hardware accelerators have been widely deployed to improve the efficiency of DNN execution in terms of performance, power, and time predictability. Yet recent studies have shown that DNN accelerators are vulnerable to fault injection attacks, compromising their integrity and reliability. Classic fault injection attacks are capable of causing a high overall accuracy drop. However, one limitation is that they are difficult to control, as faults affect the computation across random classes. In comparison, this paper presents a controlled fault injection attack, capable of derailing arbitrary inputs to a targeted range of classes. Our observation is that the fully connected (FC) layers greatly impact inference results, whereas the computation in the FC layer is typically performed in order. Leveraging this fact, an adversary can perform a controlled fault injection attack even to a black-box DNN model. Specifically, this attack adopts a two-step search process that first identifies the time window during which the FC layer is computed and then pinpoints the targeted classes. This attack is implemented with clock glitching, and the target DNN accelerator is a DPU implemented in the FPGA. The attack is tested on three popular DNN models, namely, ResNet50, InceptionV1, and MobileNetV2. Results show that up to 93% of inputs are derailed to the attacker-specified classes, demonstrating its effectiveness.
引用
收藏
页数:6
相关论文
共 22 条
  • [1] AMD, 2022, DPUCZDX8G for Zynq UltraScale+ MPSoCs Product Guide
  • [2] The sorcerer's apprentice guide to fault attacks
    Bar-El, H
    Choukri, H
    Naccache, D
    Tunstall, M
    Whelan, C
    [J]. PROCEEDINGS OF THE IEEE, 2006, 94 (02) : 370 - 382
  • [3] Deng J, 2009, PROC CVPR IEEE, P248, DOI 10.1109/CVPRW.2009.5206848
  • [4] Fault Injection Attacks Utilizing Waveform Pattern Matching against Neural Networks Processing on Microcontroller
    Fukuda, Yuta
    Yoshida, Kota
    Fujino, Takeshi
    [J]. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2022, E105A (03) : 300 - 310
  • [5] On the Resilience of Deep Learning for Reduced-voltage FPGAs
    Givaki, Kamyar
    Salami, Behzad
    Hojabr, Reza
    Reza Tayaranian, S. M.
    Khonsari, Ahmad
    Rahmati, Dara
    Gorgin, Saeid
    Cristal, Adrian
    Unsal, Osman S.
    [J]. 2020 28TH EUROMICRO INTERNATIONAL CONFERENCE ON PARALLEL, DISTRIBUTED AND NETWORK-BASED PROCESSING (PDP 2020), 2020, : 110 - 117
  • [6] Deep Residual Learning for Image Recognition
    He, Kaiming
    Zhang, Xiangyu
    Ren, Shaoqing
    Sun, Jian
    [J]. 2016 IEEE CONFERENCE ON COMPUTER VISION AND PATTERN RECOGNITION (CVPR), 2016, : 770 - 778
  • [7] Safeguarding the Intelligence of Neural Networks with Built-in Light-weight Integrity MArks (LIMA)
    Hosseini, Fateme S.
    Liu, Qi
    Meng, Fanruo
    Yang, Chengmo
    Wen, Wujie
    [J]. 2021 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), 2021, : 1 - 12
  • [8] Tolerating Defects in Low-Power Neural Network Accelerators Via Retraining-Free Weight Approximation
    Hosseini, Fateme S.
    Meng, Fanruo
    Yang, Chengmo
    Wen, Wujie
    Cammarota, Rosario
    [J]. ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2021, 20 (05)
  • [9] Koffas S., 2022, APPL CRYPTOGRAPHY NE
  • [10] Liu Q., 2023, 32 USENIX SEC