CSDSE: An efficient design space exploration framework for deep neural network accelerator based on cooperative search

被引:0
作者
Feng, Kaijie [1 ]
Fan, Xiaoya [1 ]
An, Jianfeng [1 ]
Wang, Haoyang [1 ]
Li, Chuxi [1 ]
机构
[1] Northwestern Polytech Univ, Sch Comp Sci, 1 Dongxiang Rd, Xian 710000, Shaanxi, Peoples R China
关键词
Design space exploration; Deep neural network accelerator; Design Automation; Reinforcement Learning;
D O I
10.1016/j.neucom.2025.129366
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
The design and optimization of deep neural network accelerators necessitates thoughtful consideration of numerous design parameters and various resource/physical constraints that render their design spaces massive in scale and complex in distribution. When faced with these massive and complex design spaces, previous works on design space exploration confront the exploration-exploitation dilemma, struggling to concurrently ensure optimization efficiency and stability. To address the exploration-exploitation dilemma, we present a novel design space exploration method entitled CSDSE. CSDSE implements heterogeneous agents separately accountable for exploration or exploitation to cooperatively search the design space. In order to enable CSDSE to adapt design spaces with various space distributions and expanding scales, we extend CSDSE with mechanism of adaptive agent organization and multi-scale search. Furthermore, we introduce a weighted compact buffer that encourages agents to search in diverse directions and bolsters their global exploration ability. CSDSE is implemented to optimize accelerator design. Compared to former DSE methods, it achieves latency speedups of up to 15.68x and energy-delay-product reductions of up to 16.22x under different constraint scenarios.
引用
收藏
页数:20
相关论文
共 43 条
  • [31] An efficient leakage power optimization framework based on reinforcement learning with graph neural network
    Cao, Peng
    Dong, Yuhan
    Zhang, Zhanhua
    Ding, Wenjie
    Wang, Jiahao
    SCIENTIFIC REPORTS, 2024, 14 (01):
  • [32] Efficient design exploration framework of SW/HW systems based on tightly-coupled thread model
    Khan, Arif Ullah
    Isshiki, Tsuyoshi
    Li, Dongju
    Kunieda, Hiroaki
    IPSJ Transactions on System LSI Design Methodology, 2015, 8 : 38 - 50
  • [33] ARS-Flow 2.0: An enhanced design space exploration flow for accelerator-rich system based on active learning
    Huang, Shuaibo
    Ye, Yuyang
    Yan, Hao
    Shi, Longxing
    INTEGRATION-THE VLSI JOURNAL, 2025, 101
  • [34] Virtual Platform-Based Design Space Exploration of Power-Efficient Distributed Embedded Applications
    Sayyah, Parinaz
    Lazarescu, Mihai T.
    Bocchio, Sara
    Ebeid, Emad
    Palermo, Gianluca
    Quaglia, Davide
    Rosti, Alberto
    Lavagno, Luciano
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2015, 14 (03)
  • [35] AERO: Design Space Exploration Framework for Resource-Constrained CNN Mapping on Tile-Based Accelerators
    Yang, Simei
    Bhattacharjee, Debjyoti
    Kumar, Vinay B. Y.
    Chatterjee, Saikat
    De, Sayandip
    Debacker, Peter
    Verkest, Diederik
    Mallik, Arindam
    Catthoor, Francky
    IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS, 2022, 12 (02) : 508 - 521
  • [36] DeepApprox: Rapid Deep Learning based Design Space Exploration of Approximate Circuits via Check-pointing
    Awais, Muhammad
    Mohammadi, Hassan Ghasemzadeh
    Platzner, Marco
    2024 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, ISVLSI, 2024, : 88 - 93
  • [37] Educational Tool-spaces for Convolutional Neural Network FPGA Design Space Exploration Using High-Level Synthesis
    Yarnell, Richard C.
    Hossain, Mousam
    Medina, Raul Graterol
    Pindoria, Ayush
    Ghimire, Sujan
    Chowdhury, Muhtasim Alam
    Salehi, Soheil
    Bai, Yu
    Demara, Ronald F.
    PROCEEDING OF THE GREAT LAKES SYMPOSIUM ON VLSI 2024, GLSVLSI 2024, 2024, : 343 - 346
  • [38] Design Space Exploration of Energy Efficient NoC- and Cache-based Many-Core Architectures
    Souza, Matheus A.
    Freitas, Henrique C.
    Mehaut, Jean-Francois
    2018 30TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND HIGH PERFORMANCE COMPUTING (SBAC-PAD 2018), 2018, : 402 - 409
  • [39] On the Area and Energy Scalability of Wireless Network-on-Chip: A Model-Based Benchmarked Design Space Exploration
    Abadal, Sergi
    Iannazzo, Mario
    Nemirovsky, Mario
    Cabellos-Aparicio, Albert
    Lee, Heekwan
    Alarcon, Eduard
    IEEE-ACM TRANSACTIONS ON NETWORKING, 2015, 23 (05) : 1501 - 1513
  • [40] The COMPLEX reference framework for HW/SW co-design and power management supporting platform-based design-space exploration
    Gruettner, Kim
    Hartmann, Philipp A.
    Hylla, Kai
    Rosinger, Sven
    Nebel, Wolfgang
    Herrera, Fernando
    Villar, Eugenio
    Brandolese, Carlo
    Fornaciari, William
    Palermo, Gianluca
    Ykman-Couvreur, Chantal
    Quaglia, Davide
    Ferrero, Francisco
    Valencia, Raul
    MICROPROCESSORS AND MICROSYSTEMS, 2013, 37 (08) : 966 - 980