CSDSE: An efficient design space exploration framework for deep neural network accelerator based on cooperative search

被引:0
作者
Feng, Kaijie [1 ]
Fan, Xiaoya [1 ]
An, Jianfeng [1 ]
Wang, Haoyang [1 ]
Li, Chuxi [1 ]
机构
[1] Northwestern Polytech Univ, Sch Comp Sci, 1 Dongxiang Rd, Xian 710000, Shaanxi, Peoples R China
关键词
Design space exploration; Deep neural network accelerator; Design Automation; Reinforcement Learning;
D O I
10.1016/j.neucom.2025.129366
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
The design and optimization of deep neural network accelerators necessitates thoughtful consideration of numerous design parameters and various resource/physical constraints that render their design spaces massive in scale and complex in distribution. When faced with these massive and complex design spaces, previous works on design space exploration confront the exploration-exploitation dilemma, struggling to concurrently ensure optimization efficiency and stability. To address the exploration-exploitation dilemma, we present a novel design space exploration method entitled CSDSE. CSDSE implements heterogeneous agents separately accountable for exploration or exploitation to cooperatively search the design space. In order to enable CSDSE to adapt design spaces with various space distributions and expanding scales, we extend CSDSE with mechanism of adaptive agent organization and multi-scale search. Furthermore, we introduce a weighted compact buffer that encourages agents to search in diverse directions and bolsters their global exploration ability. CSDSE is implemented to optimize accelerator design. Compared to former DSE methods, it achieves latency speedups of up to 15.68x and energy-delay-product reductions of up to 16.22x under different constraint scenarios.
引用
收藏
页数:20
相关论文
共 43 条
  • [21] Automatic Search-Space Compression in System-Level Design Space Exploration Using Deep Generative Models
    Richthammer, Valentina
    Glass, Michael
    EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION, SAMOS 2021, 2022, 13227 : 50 - 61
  • [22] Application-specific Network-on-Chip Design Space Exploration Framework for Neuromorphic Processor
    Kang, Ziyang
    Wang, Shiying
    Wang, Lei
    Li, Shiming
    Qu, Lianhua
    Shi, Wei
    Gong, Rui
    Xu, Weixia
    17TH ACM INTERNATIONAL CONFERENCE ON COMPUTING FRONTIERS 2020 (CF 2020), 2020, : 71 - 80
  • [23] NNest: Early-Stage Design Space Exploration Tool for Neural Network Inference Accelerators
    Ke, Liu
    He, Xin
    Zhang, Xuan
    PROCEEDINGS OF THE INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN (ISLPED '18), 2018, : 19 - 24
  • [24] Design Space Exploration for Orlando Ultra Low-Power Convolutional Neural Network SoC
    Erdem, Ahmet
    Silvano, Cristina
    Boesch, Thomas
    Ornstein, Andrea
    Singh, Surinder-Pal
    Desoli, Giuseppe
    2018 IEEE 29TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS (ASAP), 2018, : 113 - 119
  • [25] Fast Performance Estimation and Design Space Exploration of Manycore-based Neural Processors
    Kang, Jintaek
    Jung, Dowhan
    Chung, Kwanghyun
    Ha, Soonhoi
    PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2019,
  • [26] Automatic Generation and Optimization Framework of NoC-Based Neural Network Accelerator Through Reinforcement Learning
    Xue, Yongqi
    Ji, Jinlun
    Yu, Xinming
    Zhou, Shize
    Li, Siyue
    Li, Xinyi
    Cheng, Tong
    Li, Shiping
    Chen, Kai
    Lu, Zhonghai
    Li, Li
    Fu, Yuxiang
    IEEE TRANSACTIONS ON COMPUTERS, 2024, 73 (12) : 2882 - 2896
  • [27] Design Space Exploration of Sparsity-Aware Application-Specific Spiking Neural Network Accelerators
    Aliyev, Ilkin
    Svoboda, Kama
    Adegbija, Tosiron
    IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS, 2023, 13 (04) : 1062 - 1072
  • [28] A tree-recursive partitioned multicast mechanism for NoC-based deep neural network accelerator
    Ouyang, Yiming
    Zhang, Yihe
    Liang, Huaguo
    Li, Jianhua
    MICROELECTRONICS JOURNAL, 2024, 147
  • [29] Design Space Exploration Framework for Tensilica-Based Digital Audio Processors in Hearing Aids
    Karrenbauer, Jens
    Gerlach, Lukas
    Paya-Vaya, Guillermo
    Blume, Holger
    2020 9TH INTERNATIONAL CONFERENCE ON MODERN CIRCUITS AND SYSTEMS TECHNOLOGIES (MOCAST), 2020,
  • [30] A GA-based design space exploration framework for parameterized system-on-a-chip platforms
    Ascia, G
    Catania, V
    Palesi, M
    IEEE TRANSACTIONS ON EVOLUTIONARY COMPUTATION, 2004, 8 (04) : 329 - 346