An Introduction to High Sample Rate Nyquist Analog-to-Digital Converters

被引:8
作者
Manganaro, Gabriele [1 ]
机构
[1] MediaTek Inc, Strateg Technol Explorat Platform, Woburn, MA 01801 USA
来源
IEEE OPEN JOURNAL OF THE SOLID-STATE CIRCUITS SOCIETY | 2022年 / 2卷
关键词
Analog circuits; analog-digital conversion; digital-analog conversion; digitally assisted analog (DAA) circuits; S/H; T/H; BACKGROUND CALIBRATION TECHNIQUE; MISMATCH ERRORS; JITTER REQUIREMENTS; LEAST-SQUARES; PIPELINED ADC; DESIGN; CLOCK; BANDWIDTH; SYSTEMS; RECONSTRUCTION;
D O I
10.1109/OJSSCS.2022.3212028
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Increasingly wider band analog signals found in multiple information and communication technology applications, requiring real-time digital signal processing, demand analog-to-digital converters with ever higher sample rate. Several innovative techniques, from the circuit level, to architecture and algorithms, have enabled remarkable breakthroughs in a relatively short span of time. This overview article aims to introduce this topic and to point to some of the most notable results, while also highlighting open problems and engineering trends.
引用
收藏
页码:82 / 102
页数:21
相关论文
共 94 条
  • [1] Ali Ahmed., 2016, HIGH SPEED DATA CONV
  • [2] A 12-b 18-GS/s RF Sampling ADC With an Integrated Wideband Track-and-Hold Amplifier and Background Calibration
    Ali, Ahmed M. A.
    Dinc, Huseyin
    Bhoraskar, Paritosh
    Bardsley, Scott
    Dillon, Chris
    McShea, Matthew
    Periathambi, Joel Prabhakar
    Puckett, Scott
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2020, 55 (12) : 3210 - 3224
  • [3] Ali AMA, 2016, SYMP VLSI CIRCUITS
  • [4] [Anonymous], 2021, Decadal plan for semiconductors
  • [5] [Anonymous], 2007, IEEE Solid-State Circuits Society Newsletter, DOI DOI 10.1109/N-SSC.2007.4785534
  • [6] A Convolutional Accelerator for Neural Networks With Binary Weights
    Ardakani, Arash
    Condo, Carlo
    Gross, Warren J.
    [J]. 2018 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2018,
  • [7] Jitter requirements of the sampling clock in software radio receivers
    Arkesteijn, VJ
    Klumperink, EAM
    Nauta, B
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2006, 53 (02) : 90 - 94
  • [8] TIME INTERLEAVED CONVERTER ARRAYS
    BLACK, WC
    HODGES, DA
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1980, 15 (06) : 1022 - 1029
  • [9] A 5 GS/s 150 mW 10 b SHA-Less Pipelined/SAR Hybrid ADC for Direct-Sampling Systems in 28 nm CMOS
    Brandolini, Massimo
    Shin, Young J.
    Raviprakash, Karthik
    Wang, Tao
    Wu, Rong
    Geddada, Hemasundar Mohan
    Ko, Yen-Jen
    Ding, Yen
    Huang, Chun-Sheng
    Shih, Wei-Ta
    Hsieh, Ming-Hung
    Chou, Acer Wei-Te
    Li, Tianwei
    Shrivastava, Ayaskant
    Chen, Dominique Yi-Chun
    Hung, Bryan Juo-Jung
    Cusmai, Giuseppe
    Wu, Jiangfeng
    Zhang, Mo Maggie
    Yao, Yuan
    Unruh, Greg
    Venes, Ardie
    Huang, Hung Sen
    Chen, Chun-Ying
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2015, 50 (12) : 2922 - 2934
  • [10] Buchwald A, 2015, IEEE CUST INTEGR CIR