Design of logic circuits on 5 nm MOS

被引:0
作者
Chakraborty, Raktim [1 ]
Mandal, Jyotsna Kumar [1 ]
机构
[1] Univ Kalyani, Dept Comp Sci & Engn, Kalyani, India
关键词
logic gate circuits using CMOS; 5 nm gate length; CMOS; MOSFET; MOSFETS;
D O I
10.1088/1402-4896/ad963c
中图分类号
O4 [物理学];
学科分类号
0702 ;
摘要
In this research, MOSFET, CMOSFET of gate length 5 nm has been presented. The simulation at gate length of 5 nm has been conducted using three different semiconductor materials which are SiGe, InGaAs and GaN. The comparison among their performance at MOSFET level has been showcased which reveals the better performance of InGaAs among the three different semiconductor candidates which is functioning at threshold voltage of 0.3804 V, drive current of 4.431 x 10(-06) A mu m(-1) and low leakage current of 7.696 x 10(-11) A mu m(-1) respectively. The comparison with the existing MOSFETs have been carried out and validated with ITRS 2013 and IRDS 2020 respectively. In order to design 2 input AND, OR, XOR, XNOR, NAND, NOR and NOT gate circuits, the CMOSFET at 5 nm gate length has been utilised and their performance in terms of Average power, Propagation delay, Power delay product and noise margin analysis are furnished in this paper. A comparison among the proposed work with the existing reveals the lower power consumption, delay and the power delay product of the proposed work.<br />
引用
收藏
页数:7
相关论文
共 23 条
  • [1] [Anonymous], 2013, ITRS 2013
  • [2] [Anonymous], 2015, ITRS
  • [3] Atan NB, 2014, 2014 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS (ICSE), P56, DOI 10.1109/SMELEC.2014.6920794
  • [4] Baker R.J., 2010, IEEE Press Series on Microelectronic Systems
  • [5] Chakraborty Raktim, 2023, 2023 IEEE Devices for Integrated Circuit (DevIC), P287, DOI 10.1109/DevIC57758.2023.10134976
  • [6] Chakraborty R., 2022, 2022 IEEE INT C EL D, P598, DOI [10.1109/EDKCON56221.2022.10032957, DOI 10.1109/EDKCON56221.2022.10032957]
  • [7] Design of 4 nm MOSFET and its applications
    Chakraborty, Raktim
    Mandal, Jyotsna Kumar
    [J]. MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2022, 28 (02): : 477 - 484
  • [8] Chakraborty R, 2018, PROCEEDINGS OF 2018 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES KOLKATA CONFERENCE (IEEE EDKCON), P657, DOI 10.1109/EDKCON.2018.8770437
  • [9] Faizah ZAN, 2015, 2015 IEEE REGIONAL SYMPOSIUM ON MICRO AND NANOELECTRONICS (RSM), P152
  • [10] Simulation of nanoscale MOSFETs using modified drift-diffusion and hydrodynamic models and comparison with Monte Carlo results
    Granzner, R
    Polyakov, VM
    Schwierz, F
    Kittler, M
    Luyken, RJ
    Rösner, W
    Stådele, M
    [J]. MICROELECTRONIC ENGINEERING, 2006, 83 (02) : 241 - 246