Impact of Interface Trap Charges on the Performance and Reliability of Heterojunction Hetero Dielectric Vertical Non-Uniform Channel Double Gate TFET

被引:0
|
作者
Macherla, Swaroop Kumar [1 ]
Goel, Ekta [1 ]
机构
[1] Natl Inst Technol Warangal, Dept Elect & Commun Engn, Warangal, Telangana, India
关键词
tunnel field effect transistor; semiconductors; heterojunction; interface trap charges; electron devices - silicon; TUNNEL FETS; MOSFET; TRANSISTOR; VOLTAGE; DESIGN; MODEL;
D O I
10.1149/2162-8777/adaf56
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
We examined the influence of interface trap charges on the performance of the source pocket heterojunction hetero dielectric vertical non-uniform channel double gate tunnel field- effect transistor (SP-HJ-HD-VNUCDG-TFET). Specifically, the effect of donor and acceptor traps on the analog/RF performance of the device was investigated. The SP-HJ-HD-VNUCDG-TFET was designed to improve the drive current of the TFET. The results of the proposed device are compared with a source pocket heterojunction vertical non-uniform channel double gate TFET (SP-HJ-VNUCDG-TFET). Several figures of merit, including cutoff frequency fT, gain bandwidth product, and the transconductance frequency product are analysed and, based on the simulation results, it appears that the SP-HJ-HD-VNUCDG-TFET is more suitable for low power switching applications compared to the SP-HJ-VNUCDG-TFET because performance of SP-HJ-HD-VNUCDG-TFET is less affected by the interface trap charges.
引用
收藏
页数:12
相关论文
共 50 条
  • [41] Theoretical Investigation of Dual-Material Stacked Gate Oxide-Source Dielectric Pocket TFET Based on Interface Trap Charges and Temperature Variations
    Nigam, Kaushal Kumar
    Dharmender
    Tikkiwal, Vinay Anand
    Bind, Mukesh Kumar
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2023, 32 (15)
  • [42] Vertical Double Gate Si-Ge Heterojunction Dopingless TFET Based on Charge Plasma Concept for Enhanced Analog Performance
    Gupta, Gaurav
    Rai, Sanjeev
    SILICON, 2024, 16 (15) : 5725 - 5737
  • [43] GeSn based heterojunction double-gate tripple metal layer vertical TFET with enhanced DC and Analog/RF performance
    Chawla, Tulika
    Khosla, Mamta
    Raj, Balwinder
    MICRO AND NANOSTRUCTURES, 2022, 170
  • [44] Analysis of the Impact of Interface Trap Charges on the Analog/RF Performance of a Graphene Nanoribbon Vertical Tunnel FET
    Liana, Zohming
    Choudhuri, Bijit
    Bhowmick, Brinda
    JOURNAL OF ELECTRONIC MATERIALS, 2023, 52 (10) : 6825 - 6839
  • [45] Analysis of the Impact of Interface Trap Charges on the Analog/RF Performance of a Graphene Nanoribbon Vertical Tunnel FET
    Zohming Liana
    Bijit Choudhuri
    Brinda Bhowmick
    Journal of Electronic Materials, 2023, 52 : 6825 - 6839
  • [46] Performance Tuning and Reliability Analysis of the Electrostatically Configured Nanotube Tunnel FET with Impact of Interface Trap Charges
    Gupta, Ashok Kumar
    Raman, Ashish
    Kumar, Naveen
    SILICON, 2021, 13 (12) : 4553 - 4564
  • [47] Examination of the impingement of interface trap charges on heterogeneous gate dielectric dual material control gate tunnel field effect transistor for the refinement of device reliability
    Gupta S.
    Sharma D.
    Soni D.
    Yadav S.
    Aslam M.
    Yadav D.S.
    Nigam K.
    Sharma N.
    Micro and Nano Letters, 2018, 13 (08): : 1192 - 1196
  • [48] Examination of the impingement of interface trap charges on heterogeneous gate dielectric dual material control gate tunnel field effect transistor for the refinement of device reliability
    Gupta, Sarthak
    Sharma, Dheeraj
    Soni, Deepak
    Yadav, Shivendra
    Aslam, Mohd.
    Yadav, Dharmendra Singh
    Nigam, Kaushal
    Sharma, Neeraj
    MICRO & NANO LETTERS, 2018, 13 (08): : 1192 - 1196
  • [49] Performance investigation of a novel GaAs1-xSbx-on-insulator (GASOI) FinFET: Role of interface trap charges and hetero dielectric
    Dixit, Ankit
    Samajdar, Dip Prakash
    Bagga, Navjeet
    Yadav, Dharmendra Singh
    MATERIALS TODAY COMMUNICATIONS, 2021, 26
  • [50] Performance Tuning and Reliability Analysis of the Electrostatically Configured Nanotube Tunnel FET with Impact of Interface Trap Charges
    Ashok Kumar Gupta
    Ashish Raman
    Naveen Kumar
    Silicon, 2021, 13 : 4553 - 4564