Impact of Interface Trap Charges on the Performance and Reliability of Heterojunction Hetero Dielectric Vertical Non-Uniform Channel Double Gate TFET

被引:0
|
作者
Macherla, Swaroop Kumar [1 ]
Goel, Ekta [1 ]
机构
[1] Natl Inst Technol Warangal, Dept Elect & Commun Engn, Warangal, Telangana, India
关键词
tunnel field effect transistor; semiconductors; heterojunction; interface trap charges; electron devices - silicon; TUNNEL FETS; MOSFET; TRANSISTOR; VOLTAGE; DESIGN; MODEL;
D O I
10.1149/2162-8777/adaf56
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
We examined the influence of interface trap charges on the performance of the source pocket heterojunction hetero dielectric vertical non-uniform channel double gate tunnel field- effect transistor (SP-HJ-HD-VNUCDG-TFET). Specifically, the effect of donor and acceptor traps on the analog/RF performance of the device was investigated. The SP-HJ-HD-VNUCDG-TFET was designed to improve the drive current of the TFET. The results of the proposed device are compared with a source pocket heterojunction vertical non-uniform channel double gate TFET (SP-HJ-VNUCDG-TFET). Several figures of merit, including cutoff frequency fT, gain bandwidth product, and the transconductance frequency product are analysed and, based on the simulation results, it appears that the SP-HJ-HD-VNUCDG-TFET is more suitable for low power switching applications compared to the SP-HJ-VNUCDG-TFET because performance of SP-HJ-HD-VNUCDG-TFET is less affected by the interface trap charges.
引用
收藏
页数:12
相关论文
共 50 条
  • [31] Reliability Issues of In2O5Sn Gate Electrode Recessed Channel MOSFET: Impact of Interface Trap Charges and Temperature
    Kumar, Ajay
    Tripathi, M. M.
    Chaujar, Rishu
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2018, 65 (03) : 860 - 866
  • [32] Effect of interface trap charges on the performance of asymmetric dielectric modulated dual short gate tunnel FET
    Pon, Adhithan
    Tulasi, Kuralla Sivanaga Venkata Poorna
    Ramesh, R.
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2019, 102 : 1 - 8
  • [33] Impact of negative capacitance effect on Germanium Double Gate pFET for enhanced immunity to interface trap charges
    Bansal, Monika
    Kaur, Harsupreet
    SUPERLATTICES AND MICROSTRUCTURES, 2018, 117 : 189 - 199
  • [34] Controlling Ambipolar Behavior and Improving Radio Frequency Performance of Hetero Junction Double Gate TFET by Dual Work-Function, Hetero Gate Dielectric, Gate Underlap: Assessment and Optimization
    Tirkey, Sukeshni
    Yadav, Dharmendra Singh
    Sharma, Dheeraj
    2017 IEEE INTERNATIONAL CONFERENCE ON INFORMATION, COMMUNICATION, INSTRUMENTATION AND CONTROL (ICICIC), 2017,
  • [35] Impact of heterogeneous gate dielectric on DC, RF and circuit-level performance of source-pocket engineered Ge/Si heterojunction vertical TFET
    Tripathy, Manas Ranjan
    Singh, Ashish Kumar
    Samad, A.
    Singh, Prince Kumar
    Baral, Kamalaksha
    Jit, Satyabrata
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2020, 35 (10)
  • [36] Dual Metal Double Gate Ge-Pocket TFET (DMG-DG-Ge-Pocket TFET) with Hetero Dielectric: DC & Analog Performance Projections
    Kumari Nibha Priyadarshani
    Sangeeta Singh
    Alok Naugarhiya
    Silicon, 2022, 14 : 1593 - 1604
  • [37] Dual Metal Double Gate Ge-Pocket TFET (DMG-DG-Ge-Pocket TFET) with Hetero Dielectric: DC & Analog Performance Projections
    Priyadarshani, Kumari Nibha
    Singh, Sangeeta
    Naugarhiya, Alok
    SILICON, 2022, 14 (04) : 1593 - 1604
  • [38] Analytical drain current model to study the impact of interface trap charges on device performance of Double Gate Ge Ferroelectric FET (DGGeFeFET)
    Bansal, Monika
    Kaur, Harsupreet
    2018 CONFERENCE ON EMERGING DEVICES AND SMART SYSTEMS (ICEDSS), 2018, : 1 - 4
  • [39] Analog/RF performance and effect of interface trap charges in dielectric engineered gate all around junctionless MOSFET with ZrTiO4 as gate dielectric
    Sharma, Suman
    Shukla, Rajni
    Tripathy, M. R.
    INDIAN JOURNAL OF PURE & APPLIED PHYSICS, 2018, 56 (11) : 869 - 874
  • [40] The impact of charges at the dielectric/channel interface on performance degradation in negative capacitance ferroelectric FETs
    Li, Ming-Hao
    Li, Qiang
    Hsu, Hsiao-Hsuan
    Ying, Lei-Ying
    Zhang, Bao-Ping
    Zheng, Zhi-Wei
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2023, 38 (04)