Impact of Interface Trap Charges on the Performance and Reliability of Heterojunction Hetero Dielectric Vertical Non-Uniform Channel Double Gate TFET

被引:0
|
作者
Macherla, Swaroop Kumar [1 ]
Goel, Ekta [1 ]
机构
[1] Natl Inst Technol Warangal, Dept Elect & Commun Engn, Warangal, Telangana, India
关键词
tunnel field effect transistor; semiconductors; heterojunction; interface trap charges; electron devices - silicon; TUNNEL FETS; MOSFET; TRANSISTOR; VOLTAGE; DESIGN; MODEL;
D O I
10.1149/2162-8777/adaf56
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
We examined the influence of interface trap charges on the performance of the source pocket heterojunction hetero dielectric vertical non-uniform channel double gate tunnel field- effect transistor (SP-HJ-HD-VNUCDG-TFET). Specifically, the effect of donor and acceptor traps on the analog/RF performance of the device was investigated. The SP-HJ-HD-VNUCDG-TFET was designed to improve the drive current of the TFET. The results of the proposed device are compared with a source pocket heterojunction vertical non-uniform channel double gate TFET (SP-HJ-VNUCDG-TFET). Several figures of merit, including cutoff frequency fT, gain bandwidth product, and the transconductance frequency product are analysed and, based on the simulation results, it appears that the SP-HJ-HD-VNUCDG-TFET is more suitable for low power switching applications compared to the SP-HJ-VNUCDG-TFET because performance of SP-HJ-HD-VNUCDG-TFET is less affected by the interface trap charges.
引用
收藏
页数:12
相关论文
共 50 条
  • [21] Investigation of hetero gate oxide hetero stacked triple metal vertical tunnel FET with variable interface trap charges and temperature
    Bharali, Swapna
    Choudhuri, Bijit
    Bhowmick, Brinda
    MICROELECTRONICS JOURNAL, 2024, 143
  • [22] A Simulation Study of the Effect of Trap Charges and Temperature on Performance of Dual Metal Strip Double Gate TFET
    Nikhil, Korra
    Babu, K. Murali Chandra
    Talukdar, Jagritee
    Goel, Ekta
    SILICON, 2024, 16 (02) : 525 - 534
  • [23] A Simulation Study of the Effect of Trap Charges and Temperature on Performance of Dual Metal Strip Double Gate TFET
    Korra Nikhil
    K Murali Chandra Babu
    Jagritee Talukdar
    Ekta Goel
    Silicon, 2024, 16 (2) : 525 - 534
  • [24] Impact of Interface Traps on Reliability in Negative Capacitance Source Pocket Double Gate TFET
    Babu, K. Murali Chandra
    Goel, Ekta
    ARABIAN JOURNAL FOR SCIENCE AND ENGINEERING, 2025,
  • [25] Impact of interface traps on performance of Gate-on-Source/Channel SOI TFET
    Mitra, Suman Kr
    Bhowmick, Brinda
    MICROELECTRONICS RELIABILITY, 2019, 94 : 1 - 12
  • [26] Analysis on electrical parameters including temperature and interface trap charges in gate overlap Ge source step shape double gate TFET
    Saha, Rajesh
    Goswami, Rupam
    Panda, Deepak Kumar
    MICROELECTRONICS JOURNAL, 2022, 130
  • [27] Impact of interface trap charges on electrical performance characteristics of a source pocket engineered Ge/Si heterojunction vertical TFET with HfO2/Al2O3 laterally stacked gate oxide
    Tripathy, Manas Ranjan
    Samad, A.
    Singh, Ashish Kumar
    Singh, Prince Kumar
    Baral, Kamalaksha
    Mishra, Ashwini Kumar
    Jit, Satyabrata
    MICROELECTRONICS RELIABILITY, 2021, 119
  • [28] An analytical model for long channel Double Gate Ge Ferroelectric FET (DGGeFeFET) to study the impact of interface trap charges
    Bansal, Monika
    Kaur, Harsupreet
    PROCEEDINGS OF THE 2017 INTERNATIONAL CONFERENCE ON SMART TECHNOLOGIES FOR SMART NATION (SMARTTECHCON), 2017, : 921 - 924
  • [29] Assessment of Trap Charges for Analog/RF FOMs and Linearity Behaviour on InAs Based Dual Metal Hetero Gate Oxide TFET for Enhanced Reliability
    Vedvrat
    SILICON, 2024, 16 (17) : 6107 - 6121
  • [30] Impact of Interface Charges on the Performance of Dual Material Double Gate Tunnel FET
    Noor, Samantha Lubaba
    Safa, Samia
    Khan, Md. Ziaur Rahman
    2016 9TH INTERNATIONAL CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING (ICECE), 2016, : 170 - 173