Impact of Interface Trap Charges on the Performance and Reliability of Heterojunction Hetero Dielectric Vertical Non-Uniform Channel Double Gate TFET

被引:0
|
作者
Macherla, Swaroop Kumar [1 ]
Goel, Ekta [1 ]
机构
[1] Natl Inst Technol Warangal, Dept Elect & Commun Engn, Warangal, Telangana, India
关键词
tunnel field effect transistor; semiconductors; heterojunction; interface trap charges; electron devices - silicon; TUNNEL FETS; MOSFET; TRANSISTOR; VOLTAGE; DESIGN; MODEL;
D O I
10.1149/2162-8777/adaf56
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
We examined the influence of interface trap charges on the performance of the source pocket heterojunction hetero dielectric vertical non-uniform channel double gate tunnel field- effect transistor (SP-HJ-HD-VNUCDG-TFET). Specifically, the effect of donor and acceptor traps on the analog/RF performance of the device was investigated. The SP-HJ-HD-VNUCDG-TFET was designed to improve the drive current of the TFET. The results of the proposed device are compared with a source pocket heterojunction vertical non-uniform channel double gate TFET (SP-HJ-VNUCDG-TFET). Several figures of merit, including cutoff frequency fT, gain bandwidth product, and the transconductance frequency product are analysed and, based on the simulation results, it appears that the SP-HJ-HD-VNUCDG-TFET is more suitable for low power switching applications compared to the SP-HJ-VNUCDG-TFET because performance of SP-HJ-HD-VNUCDG-TFET is less affected by the interface trap charges.
引用
收藏
页数:12
相关论文
共 50 条
  • [11] Impact of Dielectric Pocket on the Performance of Double Gate TFET
    Debnath, Radhe Gobinda
    Baishya, Srimanta
    2020 IEEE CALCUTTA CONFERENCE (CALCON), 2020, : 117 - 121
  • [12] Analysis of non-uniform hetero-gate-dielectric dual-material control gate TFET for suppressing ambipolar nature and improving radio-frequency performance
    许会芳
    崔健
    孙雯
    韩新风
    Chinese Physics B, 2019, (10) : 575 - 582
  • [13] GaSb/Si Heterojunction Based Pocket Engineered Vertical Non-Uniform Channel Double Gate TFETs for Low Power Applications
    Macherla, Swaroop Kumar
    Goel, Ekta
    ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2024, 13 (06)
  • [14] Impact of Interface Trap Charges on Performance of Electrically Doped Tunnel FET With Heterogeneous Gate Dielectric
    Venkatesh, Pulimamidi
    Nigam, Kaushal
    Pandey, Sunil
    Sharma, Dheeraj
    Kondekar, Pravin N.
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2017, 17 (01) : 245 - 252
  • [15] Analysis of non-uniform hetero-gate-dielectric dual-material control gate TFET for suppressing ambipolar nature and improving radio-frequency performance
    Xu, Hui-Fang
    Cui, Jian
    Sun, Wen
    Han, Xin-Feng
    CHINESE PHYSICS B, 2019, 28 (10)
  • [16] Performance Assessment of the Charge-Plasma-Based Cylindrical GAA Vertical Nanowire TFET With Impact of Interface Trap Charges
    Kumar, Naveen
    Raman, Ashish
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2019, 66 (10) : 4453 - 4460
  • [17] Impact of Non-Uniform Doping on the Reliability of Double Gate JunctionLess Transistor: A Numerical Investigation
    Kumari, Vandana
    Gupta, Mridula
    Saxena, Manoj
    IETE TECHNICAL REVIEW, 2022, 39 (04) : 817 - 826
  • [18] Impact of interface trap charges on device level performances of a lateral/vertical gate stacked Ge/Si TFET-on-SELBOX-substrate
    Singh, Ashish Kumar
    Tripathy, Manas Ranjan
    Baral, Kamalaksha
    Singh, Prince Kumar
    Jit, Satyabrata
    APPLIED PHYSICS A-MATERIALS SCIENCE & PROCESSING, 2020, 126 (09):
  • [19] Impact of interface trap charges on device level performances of a lateral/vertical gate stacked Ge/Si TFET-on-SELBOX-substrate
    Ashish Kumar Singh
    Manas Ranjan Tripathy
    Kamalaksha Baral
    Prince Kumar Singh
    Satyabrata Jit
    Applied Physics A, 2020, 126
  • [20] Impact of Interface Trap Charges on Analog/RF and Linearity Performances of Dual-Material Gate-Oxide-Stack Double-Gate TFET
    Singh, Km. Sucheta
    Kumar, Satyendra
    Nigam, Kaushal
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2020, 20 (02) : 404 - 412