Impact of Interface Trap Charges on the Performance and Reliability of Heterojunction Hetero Dielectric Vertical Non-Uniform Channel Double Gate TFET

被引:0
|
作者
Macherla, Swaroop Kumar [1 ]
Goel, Ekta [1 ]
机构
[1] Natl Inst Technol Warangal, Dept Elect & Commun Engn, Warangal, Telangana, India
关键词
tunnel field effect transistor; semiconductors; heterojunction; interface trap charges; electron devices - silicon; TUNNEL FETS; MOSFET; TRANSISTOR; VOLTAGE; DESIGN; MODEL;
D O I
10.1149/2162-8777/adaf56
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
We examined the influence of interface trap charges on the performance of the source pocket heterojunction hetero dielectric vertical non-uniform channel double gate tunnel field- effect transistor (SP-HJ-HD-VNUCDG-TFET). Specifically, the effect of donor and acceptor traps on the analog/RF performance of the device was investigated. The SP-HJ-HD-VNUCDG-TFET was designed to improve the drive current of the TFET. The results of the proposed device are compared with a source pocket heterojunction vertical non-uniform channel double gate TFET (SP-HJ-VNUCDG-TFET). Several figures of merit, including cutoff frequency fT, gain bandwidth product, and the transconductance frequency product are analysed and, based on the simulation results, it appears that the SP-HJ-HD-VNUCDG-TFET is more suitable for low power switching applications compared to the SP-HJ-VNUCDG-TFET because performance of SP-HJ-HD-VNUCDG-TFET is less affected by the interface trap charges.
引用
收藏
页数:12
相关论文
共 50 条
  • [1] A Reliability Study of Non-uniform Si TFET with Dual Material Source: Impact of Interface Trap Charges and Temperature
    Talukdar, Jagritee
    Mummaneni, Kavicharan
    SILICON, 2022, 14 (09) : 4515 - 4521
  • [2] A Reliability Study of Non-uniform Si TFET with Dual Material Source: Impact of Interface Trap Charges and Temperature
    Jagritee Talukdar
    Kavicharan Mummaneni
    Silicon, 2022, 14 : 4515 - 4521
  • [3] Performance Analysis of Heterojunction and Hetero Dielectric Triple Material Double Gate TFET
    Rani, C. Sheeja Herobin
    Roach, R. Solomon
    Samuel, T. S. Arun
    Lawrence, S. Edwin
    SILICON, 2022, 14 (11) : 5827 - 5834
  • [4] Performance Analysis of Heterojunction and Hetero Dielectric Triple Material Double Gate TFET
    C. Sheeja Herobin Rani
    R. Solomon Roach
    T. S. Arun Samuel
    S. Edwin Lawrence
    Silicon, 2022, 14 : 5827 - 5834
  • [5] Effect of Interface Trap Charges on Performance Variation of Heterogeneous Gate Dielectric Junctionless-TFET
    Gupta, Sarthak
    Nigam, Kaushal
    Pandey, Sunil
    Sharma, Dheeraj
    Kondekar, Pravin N.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2017, 64 (11) : 4731 - 4737
  • [6] Impact of Noise and Interface Trap Charge on a Heterojunction Dual-Gate Vertical TFET Device
    Karthik Nasani
    Brinda Bhowmick
    Puspa Devi Pukhrambam
    Journal of Electronic Materials, 2024, 53 : 2181 - 2190
  • [7] Impact of Noise and Interface Trap Charge on a Heterojunction Dual-Gate Vertical TFET Device
    Nasani, Karthik
    Bhowmick, Brinda
    Pukhrambam, Puspa Devi
    JOURNAL OF ELECTRONIC MATERIALS, 2024, 53 (04) : 2181 - 2190
  • [8] Potential model and simulation analysis of dual material gate vertical TFET with impact of interface trap charges
    Selvi, K. Kalai
    Dhanalakshmi, K. S.
    Padmavathi, R. Anusha
    MICRO AND NANOSTRUCTURES, 2022, 172
  • [9] Interface trap charges associated reliability analysis of Si/Ge heterojunction dopingless TFET
    Sharma, Suruchi
    Basu, Rikmantra
    Kaur, Baljit
    IET CIRCUITS DEVICES & SYSTEMS, 2021, 15 (05) : 424 - 433
  • [10] Switching Performance analyses of Gate Material and Gate Dielectric Engineered TFET Architectures and Impact of Interface Oxide Charges
    Upasana
    Narang, Rakhi
    Saxena, Manoj
    Gupta, Mridula
    2014 2ND INTERNATIONAL CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS (ICDCS), 2014,