RoSE-Opt: Robust and Efficient Analog Circuit Parameter Optimization With Knowledge-Infused Reinforcement Learning

被引:0
作者
Cao, Weidong [1 ]
Gao, Jian [2 ]
Ma, Tianrui [3 ]
Ma, Rui [4 ]
Benosman, Mouhacine [5 ]
Zhang, Xuan [2 ]
机构
[1] George Washington Univ, Dept Elect & Comp Engn, Washington, DC 20052 USA
[2] Northeastern Univ, Coll Engn, Boston, MA 02115 USA
[3] Washington Univ, Dept Elect & Syst Engn, St Louis, MO 63130 USA
[4] pSemi Murata Co, Dept MmWave Syst, San Diego, CA 92121 USA
[5] Mitsubishi Elect Res Labs, Dept Data Analyt, Cambridge, MA 02139 USA
基金
美国国家科学基金会;
关键词
Circuits; Optimization; Design automation; Task analysis; Analog circuits; Bayes methods; Couplings; Analog integrated circuits; design automation; Bayesian optimization; deep reinforcement learning; graph neural networks; DESIGN; SYSTEM;
D O I
10.1109/TCAD.2024.3435692
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Design automation of analog circuits has long been sought. However, achieving robust and efficient analog design automation remains challenging. This article proposes a learning framework, RoSE-Opt, to achieve robust and efficient analog circuit parameter optimization. RoSE-Opt has two important features. First, it incorporates key domain knowledge of analog circuit design, such as circuit topology, couplings between circuit specifications, and variations of process, supply voltage, and temperature, into the learning loop. This strategy facilitates the training of an artificial agent capable of achieving design goals by identifying device parameters that are optimal and robust. Second, it exploits a two-level optimization method, that is, integrating Bayesian optimization (BO) with reinforcement learning (RL) to improve sample efficiency. In particular, BO is used for a coarse yet quick search of an initial starting point for optimization. This sets a solid foundation to efficiently train the RL agent with fewer samples. Experimental evaluations on benchmarking circuits show promising sample efficiency, extraordinary figure-of-merit in terms of design efficiency and design success rate, and Pareto optimality in circuit performance of our framework, compared to previous methods. Furthermore, this work thoroughly studies the performance of different RL optimization algorithms, such as deep deterministic policy gradients (DDPGs) with an off-policy learning mechanism and proximal policy optimization (PPO) with an on-policy learning mechanism. This investigation provides users with guidance on choosing the appropriate RL algorithms to optimize the device parameters of analog circuits. Finally, our study also demonstrates RoSE-Opt's promise in parasitic-aware device optimization for analog circuits. In summary, our work reports a knowledge-infused BO-RL design automation framework for reliable and efficient optimization of analog circuits' device parameters.
引用
收藏
页码:627 / 640
页数:14
相关论文
共 45 条
  • [1] Bai C., 2021, P IEEE ACM INT C COM, P1
  • [2] Balandat M, 2020, Arxiv, DOI [arXiv:1910.06403, DOI 10.48550/ARXIV.1910.06403]
  • [3] Practical Layout-Aware Analog/Mixed-Signal Design Automation with Bayesian Neural Networks
    Budak, Ahmet F.
    Zhu, Keren
    Pan, David Z.
    [J]. 2023 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, ICCAD, 2023,
  • [4] Cao W., 2019, P IEEE ACM INT C COM, P1
  • [5] Domain Knowledge-Infused Deep Learning for Automated Analog/Radio-Frequency Circuit Parameter Optimization
    Cao, Weidong
    Benosman, Mouhacine
    Zhang, Xuan
    Ma, Rui
    [J]. PROCEEDINGS OF THE 59TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC 2022, 2022, : 1015 - 1020
  • [6] Neural-PIM: Efficient Processing-In-Memory With Neural Approximation of Peripherals
    Cao, Weidong
    Zhao, Yilong
    Boloor, Adith
    Han, Yinhe
    Zhang, Xuan
    Jiang, Li
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2022, 71 (09) : 2142 - 2155
  • [7] Cao WD, 2019, DES AUT TEST EUROPE, P1477, DOI [10.23919/DATE.2019.8714933, 10.23919/date.2019.8714933]
  • [8] Optimization of phase-locked loop circuits via geometric programming
    Colleran, DM
    Portmann, C
    Hassibi, A
    Crusius, C
    Mohan, SS
    Boyd, S
    Lee, TH
    Hershenson, MD
    [J]. PROCEEDINGS OF THE IEEE 2003 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2003, : 377 - 380
  • [9] Crossley J, 2013, ICCAD-IEEE ACM INT, P74, DOI 10.1109/ICCAD.2013.6691100
  • [10] Ten nanometre CMOS logic technology
    Datta, Suman
    [J]. NATURE ELECTRONICS, 2018, 1 (09): : 500 - 501