Memristor-Based Reconfigurable True Time Delay Circuit

被引:0
|
作者
Yang, Fan [1 ]
Serb, Alexander [1 ]
Wang, Shiwei [1 ]
Papavassiliou, Christos [2 ]
Prodromakis, Themistoklis [1 ]
机构
[1] Univ Edinburgh, Inst Integrated Micro & Nano Syst, Ctr Elect Frontiers, Edinburgh, Scotland
[2] Imperial Coll London, Dept Elect & Elect Engn, London, England
基金
英国科研创新办公室;
关键词
analogue; CMOS; memristor; RF; RRAM; time delay; ALL-PASS FILTER; DISTRIBUTED MEMS; BANDWIDTH; RECEIVER; COMPACT; DESIGN;
D O I
10.1002/cta.4387
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A memristor-controlled CMOS reconfigurable true time delay circuit is introduced in this paper. The delay circuit includes three stages of g(m)-C all-pass filter delay elements connected in cascade and memristor-based tunable DC voltage sources. The memristor value variation changes the DC bias voltage inputs of the delay elements and thus controls the delay time indirectly: The memristor resistance changes in analogue from 10 to 17 k Omega, changing the tunable DC voltage source output from 584- to 711-mV DC voltage and the delay from 269 to 632 ps. The delay circuit can work in a frequency range from 50 MHz to 1.6 GHz with gain ripple smaller than 3 dB. The resolvable delay time step across the delay range is < 8.7 ps, troughing at as low as 0.4 ps. A delay circuit working in the MHz region is also designed to compare the performance with the GHz circuit, and a memristor-programming circuit is built to change the resistance levels of memristors.
引用
收藏
页数:13
相关论文
共 50 条
  • [41] Reconfigurable Neuromorphic Computing System with Memristor-Based Synapse Design
    Liu, Beiye
    Chen, Yiran
    Wysocki, Bryant
    Huang, Tingwen
    NEURAL PROCESSING LETTERS, 2015, 41 (02) : 159 - 167
  • [42] BSB Training Scheme Implementation on Memristor-Based Circuit
    Hu, Miao
    Li, Hai
    Chen, Yiran
    Wu, Qing
    Rose, Garrett S.
    2013 IEEE SYMPOSIUM ON COMPUTATIONAL INTELLIGENCE FOR SECURITY AND DEFENSE APPLICATIONS (CISDA), 2013, : 80 - 87
  • [43] Memristor-Based Circuit Design for Multilayer Neural Networks
    Zhang, Yang
    Wang, Xiaoping
    Friedman, Eby G.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2018, 65 (02) : 677 - 686
  • [44] Reconfigurable Neuromorphic Computing System with Memristor-Based Synapse Design
    Beiye Liu
    Yiran Chen
    Bryant Wysocki
    Tingwen Huang
    Neural Processing Letters, 2015, 41 : 159 - 167
  • [45] A memristor-based long short term memory circuit
    Smagulova, Kamilya
    Krestinskaya, Olga
    James, Alex Pappachen
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2018, 95 (03) : 467 - 472
  • [46] Fixed-time synchronization of inertial memristor-based neural networks with discrete delay
    Chen, Chuan
    Li, Lixiang
    Peng, Haipeng
    Yang, Yixian
    NEURAL NETWORKS, 2019, 109 : 81 - 89
  • [47] Memristor-based RRAM with applications
    MAZUMDER Pinaki
    Science China(Information Sciences), 2012, 55 (06) : 1446 - 1460
  • [48] Memristor-based RRAM with applications
    Duan ShuKai
    Hu XiaoFang
    Wang LiDan
    Li ChuanDong
    Mazumder, Pinaki
    SCIENCE CHINA-INFORMATION SCIENCES, 2012, 55 (06) : 1446 - 1460
  • [49] Memristor-Based Neural Network Circuit of Operant Conditioning Accorded With Biological Feature
    Sun, Junwei
    Han, Juntao
    Wang, Yanfeng
    Liu, Peng
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2022, 69 (11) : 4475 - 4486
  • [50] Memristor-Based Conditioned Inhibition Neural Network Circuit With Blocking Generalization and Differentiation
    Sun, Junwei
    Gao, Peilong
    Wen, Shiping
    Liu, Peng
    Wang, Yanfeng
    IEEE INTERNET OF THINGS JOURNAL, 2024, 11 (07): : 11259 - 11270