Memristor-Based Reconfigurable True Time Delay Circuit

被引:0
|
作者
Yang, Fan [1 ]
Serb, Alexander [1 ]
Wang, Shiwei [1 ]
Papavassiliou, Christos [2 ]
Prodromakis, Themistoklis [1 ]
机构
[1] Univ Edinburgh, Inst Integrated Micro & Nano Syst, Ctr Elect Frontiers, Edinburgh, Scotland
[2] Imperial Coll London, Dept Elect & Elect Engn, London, England
基金
英国科研创新办公室;
关键词
analogue; CMOS; memristor; RF; RRAM; time delay; ALL-PASS FILTER; DISTRIBUTED MEMS; BANDWIDTH; RECEIVER; COMPACT; DESIGN;
D O I
10.1002/cta.4387
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A memristor-controlled CMOS reconfigurable true time delay circuit is introduced in this paper. The delay circuit includes three stages of g(m)-C all-pass filter delay elements connected in cascade and memristor-based tunable DC voltage sources. The memristor value variation changes the DC bias voltage inputs of the delay elements and thus controls the delay time indirectly: The memristor resistance changes in analogue from 10 to 17 k Omega, changing the tunable DC voltage source output from 584- to 711-mV DC voltage and the delay from 269 to 632 ps. The delay circuit can work in a frequency range from 50 MHz to 1.6 GHz with gain ripple smaller than 3 dB. The resolvable delay time step across the delay range is < 8.7 ps, troughing at as low as 0.4 ps. A delay circuit working in the MHz region is also designed to compare the performance with the GHz circuit, and a memristor-programming circuit is built to change the resistance levels of memristors.
引用
收藏
页数:13
相关论文
共 50 条
  • [21] Nondestructive Read Circuit for Memristor-Based Memories
    Reddy, Marreddy Guru Sai Prasad
    Ravi, V.
    NANOELECTRONIC MATERIALS AND DEVICES, VOL III, 2018, 466 : 123 - 131
  • [22] Memristor-Based Architectures for PFSCL Circuit Realizations
    Neeta Shikha
    Kirti Pandey
    Circuits, Systems, and Signal Processing, 2023, 42 : 4985 - 5012
  • [23] A memristor-based neural network circuit with synchronous weight adjustment
    Yang, Le
    Zeng, Zhigang
    Shi, Xinming
    NEUROCOMPUTING, 2019, 363 : 114 - 124
  • [24] New criterion for finite-time synchronization of fractional order memristor-based neural networks with time delay
    Du, Feifei
    Lu, Jun-Guo
    APPLIED MATHEMATICS AND COMPUTATION, 2021, 389
  • [25] Memristor-Based Multithreading
    Kvatinsky, Shahar
    Nacson, Yuval H.
    Etsion, Yoav
    Friedman, Eby G.
    Kolodny, Avinoam
    Weiser, Uri C.
    IEEE COMPUTER ARCHITECTURE LETTERS, 2014, 13 (01) : 41 - 44
  • [26] A memristor-based associative memory neural network circuit with emotion effect
    Wang, Chunhua
    Xu, Cong
    Sun, Jingru
    Deng, Quanli
    NEURAL COMPUTING & APPLICATIONS, 2023, 35 (15) : 10929 - 10944
  • [27] Threshold Switching Memristor-Based Voltage Regulative Circuit
    Wu, Zuheng
    Zhang, Changwei
    Zou, Jianxun
    Peng, Chunyu
    Wu, Xiulong
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2023, 70 (03) : 1034 - 1038
  • [28] A memristor-based long short term memory circuit
    Kamilya Smagulova
    Olga Krestinskaya
    Alex Pappachen James
    Analog Integrated Circuits and Signal Processing, 2018, 95 : 467 - 472
  • [29] Memristor-Based Circuit Design Approaches and Future Challenges
    Kumar, Ramesh
    Mandal, Surajit
    INFORMATION, PHOTONICS AND COMMUNICATION, 2020, 79 : 31 - 41
  • [30] A Memristor-Based Circuit with the Loser-Take-All Mechanism for Classification
    Han, Gaoyong
    Yang, Qinfei
    Xu, Yuanpeng
    ELECTRONICS, 2024, 13 (19)