Realization of Zero Measurement Dead Time on FPGA-Based Time-to-Digital Converters

被引:1
作者
Qi, Xinren [1 ]
Zhang, Jianfeng [1 ]
Wang, Yonggang [1 ]
机构
[1] Univ Sci & Technol China, Dept Modern Phys, State Key Lab Particle Detect & Elect, Hefei 230026, Peoples R China
基金
中国国家自然科学基金;
关键词
Clocks; Field programmable gate arrays; Pulse measurements; Flip-flops; Delays; Calibration; Image edge detection; Signal resolution; Frequency measurement; Quantization (signal); Field programmable gate array (FPGA); resolution and precision; tapped delay line (TDL); time-to-digital converter (TDC); zero dead time; CHALLENGES; DESIGN; TDC;
D O I
10.1109/TIM.2024.3509597
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Although the time-to-digital converters (TDCs) implemented on field programmable gate arrays (FPGAs) have achieved considerably high measurement resolution and precision in recent years, achieving zero measurement dead time is still a challenge for some applications. The goal of this article is to design an FPGA-based TDC with zero measurement dead time without compromising other performance. Based on the conventional tapped delay line (TDL) TDC structure, the idea of our method is to enable the continuous flow of trigger signals onto the TDL and propose a powerful encoder with the capability of recognizing all trigger edges within a system clock period. Considering the inherent "bubble" problem in the TDL, the latched TDL status is first decomposed into 16 divisions, all of which identify all the trigger edges in parallel. Through a specific coincident mechanism, the trigger edges on all the divisions are matched and their positions on the TDL are encoded for output. To overcome the significant integral nonlinearity (INL) error caused by large delay deviations of delay units, online calibration tables are established to convert the positions of trigger edges into fine timestamps so that the original resolution and precision of the TDC can be maintained. The proposed TDC is implemented on a Xilinx Zynq UltraScale+ FPGA for performance evaluation. In addition to verifying the TDC function and online calibration tables, the TDC resolutions for the rising and falling edges are measured as 1.82 and 1.92 ps, respectively. By inputting the trigger signals with a higher frequency than the TDC system clock, all the rising and falling edges of trigger signals are detected with the root-mean-square (rms) measurement precisions ranging from 2 to 4.5 ps, which confirms the achievement of zero measurements dead time.
引用
收藏
页数:8
相关论文
共 22 条
[1]   A Precise High Count-Rate FPGA Based Multi-Channel Coincidence Counting System for Quantum Photonics Applications [J].
Arabul, Ekin ;
Paesani, Stefano ;
Tancock, Scott ;
Rarity, John ;
Dahnoun, Naim .
IEEE PHOTONICS JOURNAL, 2020, 12 (02)
[2]   Recent Developments and Design Challenges of High-Performance Ring Oscillator CMOS Time-to-Digital Converters [J].
Cheng, Zeng ;
Zheng, Xiaoqing ;
Deen, M. Jamal ;
Peng, Hao .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (01) :235-251
[3]   A High-Linearity, Ring-Oscillator-Based, Vernier Time-to-Digital Converter Utilizing Carry Chains in FPGAs [J].
Cui, Ke ;
Ren, Zhongjie ;
Li, Xiangyu ;
Liu, Zongkai ;
Zhu, Rihong .
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2017, 64 (01) :697-704
[4]   A Fractional-N DPLL With Calibration-Free Multi-Phase Injection-Locked TDC and Adaptive Single-Tone Spur Cancellation Scheme [J].
Ho, Cheng-Ru ;
Chen, Mike Shuo-Wei .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2016, 63 (08) :1111-1122
[5]   A time-over-threshold machine: The readout integrated circuit for the BABAR silicon vertex tracker [J].
Kipnis, I ;
Collins, T ;
DeWitt, J ;
Dow, S ;
Frey, A ;
Grillo, A ;
Johnson, R ;
Kroeger, W ;
Leona, A ;
Luo, L ;
Mandelli, E ;
Manfredi, PF ;
Melani, M ;
Momayezi, M ;
Morsani, F ;
Nyman, M ;
PedraliNoy, M ;
Poplevin, P ;
Spencer, E ;
Re, V ;
Roe, N .
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1997, 44 (03) :289-297
[6]   A CMOS Receiver-TDC Chip Set for Accurate Pulsed TOF Laser Ranging [J].
Kurtti, Sami ;
Jansson, Jussi-Pekka ;
Kostamovaara, Juha .
IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2020, 69 (05) :2208-2217
[7]   DTOF Image LiDAR With Stray Light Suppression and Equivalent Sampling Technology [J].
Li, Dong ;
Ma, Rui ;
Wang, Xiayu ;
Hu, Jin ;
Liu, Maliang ;
Zhu, Zhangming .
IEEE SENSORS JOURNAL, 2022, 22 (03) :2358-2369
[8]   An Accurate Timing Alignment Method With Time-to-Digital Converter Linearity Calibration for High-Resolution TOF PET [J].
Li, Hongdi ;
Wang, Chao ;
An, Shaohui ;
Lu, Xingyu ;
Dong, Yun ;
Liu, Shitao ;
Baghaei, Hossain ;
Zhang, Yuxuan ;
Ramirez, Rocio ;
Wong, Wai-Hoi .
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2015, 62 (03) :799-804
[9]   A Low-Dead-Time FPGA-Based Time-to-Digital Converter Employing Resource-Efficient Downsampling-Multiplexing Encoding and Dual-Histogramming for LiDAR Applications [J].
Liu, Shaoxian ;
Zhou, Yanxian ;
Liao, Shaolin ;
Li, Xianbo .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2024, 71 (10) :13395-13405
[10]   Recent Developments and Challenges in FPGA-Based Time-to-Digital Converters [J].
Machado, Rui ;
Cabral, Jorge ;
Alves, Filipe Serra .
IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2019, 68 (11) :4205-4221