Partial Quantifier Elimination and Property Generation

被引:0
作者
Goldberg, Eugene [1 ]
机构
[1] Land O Lakes, Arden Hills, MN 55126 USA
来源
COMPUTER AIDED VERIFICATION, CAV 2023, PT II | 2023年 / 13965卷
关键词
D O I
10.1007/978-3-031-37703-7_6
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
We study partial quantifier elimination (PQE) for propositional CNF formulas with existential quantifiers. PQE is a generalization of quantifier elimination where one can limit the set of clauses taken out of the scope of quantifiers to a small subset of clauses. The appeal of PQE is that many verification problems (e.g., equivalence checking and model checking) can be solved in terms of PQE and the latter can be dramatically simpler than full quantifier elimination. We show that PQE can be used for property generation that one can view as a generalization of testing. The objective here is to produce an unwanted property of a design implementation, thus exposing a bug. We introduce two PQE solvers called EG-PQE and EG-PQE+. EG-PQE is a very simple SAT-based algorithm. EG-PQE+ is more sophisticated and robust than EG-PQE. We use these PQE solvers to find an unwanted property (namely, an unwanted invariant) of a buggy FIFO buffer. We also apply them to invariant generation for sequential circuits from a HWMCC benchmark set. Finally, we use these solvers to generate properties of a combinational circuit that mimic symbolic simulation.
引用
收藏
页码:110 / 131
页数:22
相关论文
共 22 条
[1]  
Aniche Mauricio, 2022, Effective Software Testing: A Developer's Guide
[2]  
Baumgartner Jason, 2009, Proceedings of the 2009 9th International Conference Formal Methods in Computer-Aided Design (FMCAD), P120, DOI 10.1109/FMCAD.2009.5351131
[3]  
Bradley AR, 2011, LECT NOTES COMPUT SC, V6538, P70, DOI 10.1007/978-3-642-18275-4_7
[4]  
Brauer Jorg, 2011, Computer Aided Verification. Proceedings 23rd International Conference, CAV 2011, P191, DOI 10.1007/978-3-642-22110-1_17
[5]  
Bryant R. E., 1990, 27th ACM/IEEE Design Automation Conference. Proceedings 1990 (Cat. No.90CH2894-4), P517, DOI 10.1109/DAC.1990.114910
[6]  
BRYANT RE, 1986, IEEE T COMPUT, V35, P677, DOI 10.1109/TC.1986.1676819
[7]  
Chauhan P., 2001, Correct Hardware Design and Verification Methods. 11th IFIP WG 10.5 Advanced Research Working Conference, CHARME 2001. Proceedings (Lecture Notes in Computer Science Vol.2144), P293
[8]  
Craig W., 1957, Journal of Symbolic Logic, P269, DOI [DOI 10.2307/2963594, 10.2307/2963594]
[9]   An extensible SAT-solver [J].
Eén, N ;
Sörensson, N .
THEORY AND APPLICATIONS OF SATISFIABILITY TESTING, 2004, 2919 :502-518
[10]   Efficient SAT-based unbounded symbolic model checking using circuit cofactoring [J].
Ganai, MK ;
Gupta, A ;
Ashar, P .
ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2004, :510-517