共 13 条
- [1] Ayoub Bassel, 2022, 2022 IEEE 24th Electronics Packaging Technology Conference (EPTC), P418, DOI 10.1109/EPTC56328.2022.10013180
- [2] Impact of Process Variations on the Capacitance and Electrical Resistance down to 1.44 μm Hybrid Bonding Interconnects [J]. 2020 IEEE 22ND ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2020, : 453 - 458
- [4] Huo Z., 2022, 2022 IEEE S VLSI TEC, P254, DOI DOI 10.1109/VLSITECHNOLOGYANDCIR46769.2022.9830285
- [5] Ip N., 2023, Metrology, Inspection, and Process Control, VXXXVII
- [6] Distortion Simulation for Direct Wafer-to-Wafer Bonding Process [J]. 2023 IEEE 73RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, ECTC, 2023, : 694 - 698
- [7] Characterization of fine pitch Hybrid Bonding pads using electrical misalignment test vehicle [J]. 2019 IEEE 69TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2019, : 1926 - 1932
- [8] Kagawa Y., 2019, 2019 INT 3D SYST INT, P1
- [9] Micro-bumping, Hybrid Bonding, or Monolithic? A PPA Study for Heterogeneous 3D IC Options [J]. 2021 58TH ACM/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2021, : 1189 - 1194
- [10] 0.5μm Pitch Next Generation Hybrid Bonding with High Alignment Accuracy for 3D Integration [J]. 2023 IEEE 73RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, ECTC, 2023, : 1100 - 1104