Scalable and Reconfigurable Architecture of Modified KD-Tree ML-Classifier with 5-Point Searching

被引:0
|
作者
Shih, Xin-Yu [1 ]
Song, Chen-Yen [1 ]
机构
[1] Natl Sun Yat Sen Univ, Dept Elect Engn, Kaohsiung 80424, Taiwan
来源
2022 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS - TAIWAN, IEEE ICCE-TW 2022 | 2022年
关键词
Machine Learning; Reconfigurable; Scalable; KD-Tree; KNN; Hardware Architecture; Classification;
D O I
10.1109/ICCE-TAIWAN55306.2022.9869284
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
This paper proposes a reconfigurable hardware architecture of modified KD-tree machine-learning classifier. As compared to current literature, this hardware is the first KD-tree-like hardware implementation. As compared with original KD-tree algorithm, our design can deliver a very low latency in hardware because we do not need the data traversal steps along the binary tree. Meanwhile, this scalable hardware can be easily constructed if supporting a greater number of data instances to be classified. In the hardware implementation with TSMC 40-nm CMOS technology, our synthesizable hardware achieves a maximum frequency of 401.6 MHz, only occupying an area of 0.562 mm(2).
引用
收藏
页码:245 / 246
页数:2
相关论文
共 2 条
  • [1] Unified chip hardware architecture of KD-tree mean-based trainer and speeding-up classifier with repeat-point searching for various applications
    Shih, Xin-Yu
    Song, Chen-Yen
    Lu, Yao-Yu
    INTEGRATION-THE VLSI JOURNAL, 2023, 93
  • [2] Reconfigurable 2, 3 and 5-point DFT processing element for SDF FFT architecture using fast cyclic convolution algorithm
    Paul, S. Bibin Sam
    Glittas, A. X.
    Sellathurai, M.
    Lakshminarayanan, G.
    ELECTRONICS LETTERS, 2020, 56 (12) : 592 - +