CyberRL: Brain-Inspired Reinforcement Learning for Efficient Network Intrusion Detection

被引:0
作者
Issa, Mariam Ali [1 ]
Chen, Hanning [1 ]
Wang, Junyao [1 ]
Imani, Mohsen [1 ]
机构
[1] Univ Calif Irvine, Dept Comp Sci, Irvine, CA 92697 USA
基金
美国国家科学基金会;
关键词
Task analysis; Q-learning; Integrated circuits; Design automation; Computational modeling; Biological neural networks; Computational efficiency; Brain-inspired computing; cybersecurity; hyperdimensional computing (HDC); intrusion detection; reinforcement learning (RL);
D O I
10.1109/TCAD.2024.3418392
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Due to the rapidly evolving landscape of cybersecurity, the risks in securing cloud networks and devices are attesting to be an increasingly prevalent research challenge. Reinforcement learning (RL) is a subfield of machine learning that has demonstrated its ability to detect cyberattacks, as well as its potential to recognize new ones. Many of the popular RL algorithms at present rely on deep neural networks, which are computationally very expensive to train. An alternative approach to this class of algorithms is hyperdimensional computing (HDC), which is a robust, computationally efficient learning paradigm that is ideal for powering resource-constrained devices. In this article, we present CyberRL, a HDC algorithm for learning cybersecurity strategies for intrusion detection in an abstract Markov game environment. We demonstrate that CyberRL is advantageous compared to its deep learning equivalent in computational efficiency, reaching up to 1.9x speedup in training time for multiple devices, including low-powered devices. We also present its enhanced learning quality and superior defense and attack security strategies with up to 12.8x improvement. We implement our framework on Xilinx Alveo U50 FPGA and achieve approximately 700x speedup and energy efficiency improvements compared to the CPU execution.
引用
收藏
页码:241 / 250
页数:10
相关论文
共 43 条
  • [1] Deep Q-Learning Based Reinforcement Learning Approach for Network Intrusion Detection
    Alavizadeh, Hooman
    Alavizadeh, Hootan
    Jang-Jaccard, Julian
    [J]. COMPUTERS, 2022, 11 (03)
  • [2] Amor N. B., 2004, ACM S APPL COMP SAC, P420, DOI DOI 10.1145/967900.968107
  • [3] Badr Y., 2022, Digit. Transf. Soc., V1, P115
  • [4] Power estimation and power measurement of Xilinx Virtex FPGAs: Trade-offs and limitations
    Becker, J
    Huebner, M
    Ullmann, M
    [J]. 16TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, SBCCI 2003, PROCEEDINGS, 2003, : 283 - 288
  • [6] Bouzida Y., 2006, IEEE/IST workshop on monitoring, attack detection and mitigation (MonAM), V28, P29
  • [7] Brockman G, 2016, Arxiv, DOI [arXiv:1606.01540, 10.48550/arXiv.1606.01540]
  • [8] Scalable and Interpretable Brain-Inspired Hyperdimensional Computing Intelligence with Hardware-software Co-design
    Chen, Hanning
    Ni, Yang
    Huang, Wenjun
    Imani, Mohsen
    [J]. 2024 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE, CICC, 2024,
  • [9] Sparsity Controllable Hyperdimensional Computing for Genome Sequence Matching Acceleration
    Chen, Hanning
    Kim, Yeseong
    Sadredini, Elaheh
    Gupta, Saransh
    Latapie, Hugo
    Imani, Mohsen
    [J]. 2023 IFIP/IEEE 31ST INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION, VLSI-SOC, 2023, : 44 - 49
  • [10] HyperGRAF: Hyperdimensional Graph-based Reasoning Acceleration on FPGA
    Chen, Hanning
    Zakeri, Ali
    Wen, Fei
    Barkam, Hamza Errahmouni
    Imani, Mohsen
    [J]. 2023 33RD INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, FPL, 2023, : 34 - 41