Back-End-of-Line Compatible 2T1C Memory Cell With InGaZnO Thin-Film Transistors and Hf<roman>0.5</roman>Zr<roman>0.5</roman>O<roman>2</roman>-Based Ferroelectric Capacitors

被引:0
作者
Sun, Yize [1 ,2 ]
Zhang, Shucheng [3 ,4 ]
Liu, Qihan [3 ,4 ]
Li, Yu [3 ,4 ]
Lu, Haoyu [3 ,4 ]
Zhang, Xumeng [3 ,4 ]
Wei, Yingfen [3 ,4 ]
Si, Mengwei [5 ]
Jiang, Hao [3 ,4 ]
Liu, Qi [3 ,4 ]
机构
[1] Univ Sci & Technol China, Sch Microelect, Hefei 230026, Peoples R China
[2] Fudan Univ, Frontier Inst Chip & Syst, Shanghai 200433, Peoples R China
[3] Fudan Univ, Frontier Inst Chip & Syst, State Key Lab Integrated Chips & Syst, Shanghai 200433, Peoples R China
[4] Fudan Univ, Zhangjiang Fudan Int Innovat Ctr, Shanghai 200433, Peoples R China
[5] Shanghai Jiao Tong Univ, Dept Elect Engn, Shanghai 200240, Peoples R China
基金
中国国家自然科学基金;
关键词
Transistors; Switches; Thin film transistors; Microprocessors; Three-dimensional printing; Nonvolatile memory; Ferroelectric films; Capacitors; Zirconium; Sun; Back-end-of-line (BEOL)-compatible; ferroelectric memory; Hf0.5Zr0.5O2 (HZO); indium gallium zinc oxide (IGZO) transistor; IMPROVED ENDURANCE; FET;
D O I
10.1109/TED.2025.3529400
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Back-end-of-line (BEOL) compatible and high-performance thin-film transistors (TFTs) and emer-ging memory devices trigger significant interest in their integration into 3-D computing and memory systems. In this work, we demonstrate, for the first time, the fully integrated 2T1C memory cells with InGaZnO TFTs and Hf0.5Zr0.5O2 (HZO)-based ferroelectric capacitors (FeCaps). The write and read operations of this recently pro-posed ferroelectric memory structure were systematically studied. The impacts of critical parameters on device per-formances were elucidated, including 1) applied voltage; 2) ferroelectric remnant polarization (P-r); 3) transistor threshold voltage (V-th); and 4) area ratio (AR) between the FeCap and the MOS capacitor of the Read transistor. The device with an AR of 1:8 can be operated with low voltages of 2 V for write and 2.5 V for read. Finally, the reliabilities of our fabricated 2T1C memory cells including retention (>= 10(5) s) and endurance (>= 10(7) cycles) were experimentally characterized.
引用
收藏
页码:1097 / 1103
页数:7
相关论文
共 37 条
[1]   Tailoring IGZO-TFT architecture for capacitorless DRAM, demonstrating &gt; 103s retention, &gt; 1011 cycles endurance and Lg scalability down to 14nm [J].
Belmonte, A. ;
Oh, H. ;
Subhechha, S. ;
Rassoul, N. ;
Hody, H. ;
Dekkers, H. ;
Delhougne, R. ;
Ricotti, L. ;
Banerjee, K. ;
Chasin, A. ;
van Setten, M. J. ;
Puliyalil, H. ;
Pak, M. ;
Teugels, L. ;
Tsvetanova, D. ;
Vandersmissen, K. ;
Kundu, S. ;
Heijlen, J. ;
Batuk, D. ;
Geypen, J. ;
Goux, L. ;
Kar, G. S. .
2021 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2021,
[2]   Capacitor-less, Long-Retention (&gt;400s) DRAM Cell Paving the Way towards Low-Power and High-Density Monolithic 3D DRAM [J].
Belmonte, A. ;
Oh, H. ;
Rassoul, N. ;
Donadio, G. L. ;
Mitard, J. ;
Dekkers, H. ;
Delhougne, R. ;
Subhechha, S. ;
Chasin, A. ;
van Setten, M. J. ;
Kljucar, L. ;
Mao, M. ;
Puliyalil, H. ;
Pak, M. ;
Teugels, L. ;
Tsvetanova, D. ;
Banerjee, K. ;
Souriau, L. ;
Tokei, Z. ;
Goux, L. ;
Kar, G. S. .
2020 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2020,
[3]   Low Thermal Budget (&lt;250 °C) Dual-Gate Amorphous Indium Tungsten Oxide (IWO) Thin-Film Transistor for Monolithic 3-D Integration [J].
Chakraborty, Wriddhi ;
Ye, Huacheng ;
Grisafe, Benjamin ;
Lightcap, Ian ;
Datta, Suman .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2020, 67 (12) :5336-5342
[4]   Solving the integration problem of one transistor one memristor architecture with a Bi-layer IGZO film through synchronous process [J].
Chang, Che-Chia ;
Liu, Po-Tsun ;
Chien, Chen-Yu ;
Fan, Yang-Shun .
APPLIED PHYSICS LETTERS, 2018, 112 (17)
[5]   Inter-Layer Dielectric Engineering for Monolithic Stacking 4F2-2T0C DRAM with Channel-All-Around (CAA) IGZO FET to Achieve Good Reliability (&gt;104s Bias Stress, &gt; 1012 Cycles Endurance) [J].
Chen, Chuanke ;
Duan, Xinlv ;
Yang, Guanhua ;
Lu, Congyan ;
Geng, Di ;
Li, Ling ;
Liu, Ming .
2022 INTERNATIONAL ELECTRON DEVICES MEETING, IEDM, 2022,
[6]   Can Interface Layer be Really Free for HfxZr1-xO2 Based Ferroelectric Field-Effect Transistors With Oxide Semiconductor Channel? [J].
Cui, Tianning ;
Chen, Danyang ;
Dong, Yulong ;
Fan, Yuyan ;
Yao, Zikang ;
Duan, Hongxiao ;
Liu, Jingquan ;
Liu, Gang ;
Si, Mengwei ;
Li, Xiuyan .
IEEE ELECTRON DEVICE LETTERS, 2024, 45 (03) :368-371
[7]   Monolithic 3D Integration of Analog RRAM-Based Computing-in-Memory and Sensor for Energy-Efficient Near-Sensor Computing [J].
Du, Yiwei ;
Tang, Jianshi ;
Li, Yijun ;
Xi, Yue ;
Li, Yuankun ;
Li, Jiaming ;
Huang, Heyi ;
Qin, Qi ;
Zhang, Qingtian ;
Gao, Bin ;
Deng, Ning ;
Qian, He ;
Wu, Huaqiang .
ADVANCED MATERIALS, 2024, 36 (22)
[8]   Novel Vertical Channel-All-Around (CAA) In-Ga-Zn-O FET for 2T0C-DRAM With High Density Beyond 4F2 by Monolithic Stacking [J].
Duan, Xinlv ;
Huang, Kailiang ;
Feng, Junxiao ;
Niu, Jiebin ;
Qin, Haibo ;
Yin, Shihui ;
Jiao, Guangfan ;
Leonelli, Daniele ;
Zhao, Xiaoxuan ;
Wang, Zhaogui ;
Jing, Weiliang ;
Wang, Zhengbo ;
Wu, Ying ;
Xu, Jeffrey ;
Chen, Qian ;
Chuai, Xichen ;
Lu, Congyan ;
Wang, Wenwu ;
Yang, Guanhua ;
Geng, Di ;
Li, Ling ;
Liu, Ming .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2022, 69 (04) :2196-2202
[9]   Monolithic 3D Integration of High Endurance Multi-Bit Ferroelectric FET for Accelerating Compute-In-Memory [J].
Dutta, S. ;
Ye, H. ;
Chakraborty, W. ;
Luo, Y-C ;
San Jose, M. ;
Grisafe, B. ;
Khanna, A. ;
Lightcap, I ;
Shinde, S. ;
Yu, S. ;
Datta, S. .
2020 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2020,
[10]   Impact of area scaling on the ferroelectric properties of back-end of line compatible Hf0.5Zr0.5O2 and Si:HfO2-based MFM capacitors [J].
Francois, T. ;
Grenouillet, L. ;
Coignus, J. ;
Vaxelaire, N. ;
Carabasse, C. ;
Aussenac, F. ;
Chevalliez, S. ;
Slesazeck, S. ;
Richter, C. ;
Chiquet, P. ;
Bocquet, M. ;
Schroeder, U. ;
Mikolajick, T. ;
Gaillard, F. ;
Nowak, E. .
APPLIED PHYSICS LETTERS, 2021, 118 (06)