A 4ps Resolution Capacitive-Tuned Delay Pulse Shrinking Time to Digital Converter

被引：0

作者：

Tutuani, Patricia ^{[1
]}

Amankrah, Emmanuel ^{[1
]}

Geiger, Randall ^{[1
]}

机构：

[1] Iowa State Univ, Dept Elect & Comp Engn, Ames, IA 50011 USA

来源：

2024 IEEE 67TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, MWSCAS 2024 | 2024年

关键词：

Delay line; time-to-digital converter (TDC); Vernier Delay Line; Pulse Shrinking;

D O I：

10.1109/MWSCAS60917.2024.10658890

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper presents a 12-bit Time-to-Digital Converter (TDC) that combines a pulse shrinking ring comprising an even number of inverting delay elements with a pulse-arbiter delay line. This innovative approach leverages the linearity of the pulse shrinking ring and the high-resolution capabilities of the pulse-arbiter delay line, resulting in a TDC with exceptional linearity and accuracy. With a resolution of 4ps, this TDC functions efficiently in a standard 0.18 mu m CMOS technology, offering a Full-Scale-Range (FSR) of 36600 ps.

引用

页码：1091 / 1095

页数：5

共 50 条

[21] Digital-to-Time Converter with 3.93 ps Resolution Implemented on FPGA Chips
Zhang, Min
Wang, Hai
Liu, Yan
IEEE ACCESS, 2017, 5 : 6842 - 6848
[22] TIME-TO-DIGITAL CONVERTER WITH DIRECT CODING AND 100PS RESOLUTION
KALISZ, J
SZPLET, R
ELECTRONICS LETTERS, 1995, 31 (19) : 1658 - 1659
[23] Note: All-digital pulse-shrinking time-to-digital converter with improved dynamic range
Chen, Chun-Chi
Hwang, Chorng-Sii
Lin, Yi
Chen, Guan-Hong
REVIEW OF SCIENTIFIC INSTRUMENTS, 2016, 87 (04):
[24] An 11-bit and 39 ps resolution time-to-digital converter for ADPLL in digital television
Liu, Wei
Li, Wei
Ren, P.
Lin, C. L.
Zhang, Shengdong
Wang, Yangyuan
INTERNATIONAL JOURNAL OF ELECTRONICS, 2010, 97 (04) : 381 - 388
[25] A new delay line loops shrinking time-to-digital converter in low-cost FPGA
Zhang, Jie
Zhou, Dongming
NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 2015, 771 : 10 - 16
[26] An integrated digital CMOS time-to-digital converter with sub-gate-delay resolution
Mäntyniemi, A
Rahkonen, T
Kostamovaara, J
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2000, 22 (01) : 61 - 70
[27] An Integrated Digital CMOS Time-to-Digital Converter with Sub-Gate-Delay Resolution
Antti Ma¨ntyniemi
Timo Rahkonen
Juha Kostamovaara
Analog Integrated Circuits and Signal Processing, 2000, 22 : 61 - 70
[28] 1.0 Ps Resolution Time-to-Digital Converter Based-On Cascaded Time-Difference-Amplifier Utilizing Differential Logic Delay Cells
Mandai, Shingo
Iizuka, Tetsuya
Nakura, Toru
Ikeda, Makoto
Asada, Kunihiro
IEICE TRANSACTIONS ON ELECTRONICS, 2011, E94C (06): : 1098 - 1104
[29] A multichannel time-to-digital converter ASIC with better than 3 ps RMS time resolution
Perktold, L.
Christiansen, J.
JOURNAL OF INSTRUMENTATION, 2014, 9
[30] An Area-Efficient CMOS Time-to-Digital Converter Based on a Pulse-Shrinking Scheme
Chen, Chun-Chi
Lin, Shih-Hao
Hwang, Chorng-Sii
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2014, 61 (03) : 163 - 167

← 1 2 3 4 5 →