Study of fabrication and reliability for 120 mm x 120 mm extremely large advanced 2.5D package

被引:0
作者
Hirano, Kazue [1 ]
Kang, Dongchul [1 ]
Takahashi, Masaki [1 ]
Iseki, Takahiro [1 ]
Murai, Kosuke [2 ]
Katoh, Sadaaki [1 ]
机构
[1] Resonac Corp, Consortium JOINT2 Jisso Open Innovat Network Top, Kawasaki, Kanagawa, Japan
[2] Resonac Corp, Consortium JOINT2 Jisso Open Innovat Network Top, Shimodate, Japan
来源
PROCEEDINGS OF THE IEEE 74TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, ECTC 2024 | 2024年
关键词
2.5D package; Large substrate; Warpage; Reliability test;
D O I
10.1109/ECTC51529.2024.00155
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Advanced packages for high-end applications require higher bandwidth and larger number of I/O signal processing. To achieve the highly demanded performance, heterogeneous integration has been proposed as the technology to integrate different functional chips into a single package system, while the Moore's law is approaching its limit. For example, logic devices integrated with high bandwidth memories in fine pitch has been already commercialized. In order to integrate sophisticated multiple chip, the size of Si interposer and substrate are getting larger. However, an increase of the package size causes various challenges such as warpage control of the package and maintaining package level reliability. We have previously reported the assembly process and reliability of the large size (100 mm x 100 mm) 2.5D package test vehicle [1]. In this work, the size enhanced 2.5D package with 120 mm x 120 mm substrate was designed and fabricated. To reduce the warpage, we adopted the molding procedure, which was the combination of capillary underfill (CUF) and over molding instead of a batch compression molding with liquid compression mold underfill (LCMUF). In addition, it was demonstrated that the stiffener played a crucial role. We examined the effect of its material and footprint. As a result, the stiffener made of SUS430 and width of 28 mm in a longitudinal direction and 30 mm in a lateral direction was chosen as an appropriate one. After assembly of the 2.5D test vehicle, thermal reliability test was carried out. The fabricated package passed the 1000-cycle thermal cycle test.
引用
收藏
页码:955 / 962
页数:8
相关论文
共 11 条
[1]   Development of novel fine line 2.1 D package with organic interposer using advanced substrate-based process [J].
Chen, Wei-Chung ;
Lee, Chiu-Wen ;
Chung, Min-Hua ;
Wang, Chaung-Chi ;
Huang, Shang-Kun ;
Liao, Yen-Sen ;
Kuo, Hung-Chun ;
Wang, Chen-Chao ;
Tarng, David .
2018 IEEE 68TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2018), 2018, :601-606
[2]   Die Embedding Challenges for EMIB Advanced Packaging Technology [J].
Duan, Gang ;
Kanaoka, Yosuke ;
McRee, Robin ;
Nie, Bai ;
Manepalli, Rahul .
IEEE 71ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2021), 2021, :1-7
[3]  
Hsin Jou Lin, 2021, 2021 IEEE 23rd Electronics Packaging Technology Conference (EPTC), P620, DOI 10.1109/EPTC53413.2021.9663941
[4]   Technology Trends in 2.5D/3D Packaging and Heterogeneous Integration [J].
Kawano, Masaya .
2021 5TH IEEE ELECTRON DEVICES TECHNOLOGY & MANUFACTURING CONFERENCE (EDTM), 2021,
[5]   Cost Effective 2.3D Packaging Solution by using Fanout Panel Level RDL [J].
Kim, Joonsung ;
Choi, Jaehoon ;
Kim, Sanguk ;
Choi, Jooyoung ;
Park, Yongjin ;
Kim, Gyoungbum ;
Kim, Sangyu ;
Park, Sangwook ;
Oh, Hwasub ;
Lee, Seok Won ;
Cho, Taeje ;
Kim, Dong Wook .
IEEE 71ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2021), 2021, :310-314
[6]   Improving flip chip process for large 2.5D molded interposer [J].
Lee, Dongwon ;
Yoon, Soomin ;
Jun, Joonho ;
Park, Jinwoo ;
Lee, Teakhoon ;
Kang, Un-Byoung ;
Lee, Jongho .
IEEE 71ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2021), 2021, :1026-1030
[7]  
Lin L, 2013, 2013 IEEE 63RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), P366, DOI 10.1109/ECTC.2013.6575597
[8]   Study of Fabrication and Reliability for the extremely large 2.5D advanced Package [J].
Murai, Kosuke ;
Onozeki, Hitoshi ;
Kang, Dongchul ;
Hirano, Kazue ;
Mitsukura, Kazuyki .
2023 IEEE 73RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, ECTC, 2023, :899-906
[9]   Investigation on Package Warpage and Reliability of the large size 2.5D Molded Interposer on Substrate (MIoS) Package [J].
Nam, Soohyun ;
Kang, Jinhyun ;
Lee, Ilbok ;
Kim, Younglyong ;
Yu, Hae Jung ;
Kim, Dae-Woo .
IEEE 72ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2022), 2022, :643-647
[10]   2.5D and 3D Heterogeneous Integration: Emerging applications [J].
Sheikh F. ;
Nagisetty R. ;
Karnik T. ;
Kehlet D. .
IEEE Solid-State Circuits Magazine, 2021, 13 (04) :77-87