A High-Entropy True Random Number Generator with Keccak Conditioning for FPGA

被引:0
作者
Piscopo, Valeria [1 ]
Dolmeta, Alessandra [1 ]
Mirigaldi, Mattia [1 ]
Martina, Maurizio [1 ]
Masera, Guido [1 ]
机构
[1] Politecn Torino, Dept Elect & Telecommun, I-10129 Turin, Italy
关键词
True Random Number Generators; ring oscillators; entropy; open-source hardware; key generation; FPGA;
D O I
10.3390/s25061678
中图分类号
O65 [分析化学];
学科分类号
070302 ; 081704 ;
摘要
Any cryptographic system strongly relies on randomness to ensure robust encryption and masking methods. True Random Number Generators play a fundamental role in this context. The National Institute of Standards and Technology (NIST) and the Bundesamt f & uuml;r Sicherheit in der Informationstechnik (BSI) provide guidelines for designing reliable entropy sources to fuel cryptographic Random Bit Generators. This work presents a highly parameterized, open-source implementation of a TRNG based on ring oscillators, complemented by an optimized Keccak conditioning unit. The design process is accompanied by a thorough study of the relevant literature and standards, specifying the requirements for reliable entropy sources in cryptographic systems. The design of the TRNG proposed in this paper aims to strike a balance between area, throughput, power consumption, and entropy, while adhering to these guidelines. The proposed design has undergone extensive testing and validation and has successfully passed the NIST SP 800-22, NIST SP 800-90B, and BSI AIS-31 tests, achieving a min-entropy per bit of 0.9982 (NIST) and 0.9998 (BSI).
引用
收藏
页数:20
相关论文
共 50 条
  • [31] A Dual Entropy-Based Digital Random Number Generator
    Ozturk, Hikmet Seha
    Ergun, Salih
    IEEE ACCESS, 2021, 9 : 140437 - 140445
  • [32] Highly Efficient True Random Number Generator in FPGA Devices Using Phase-Locked Loops
    Deak, Norbert
    Gyorfi, Tamas
    Marton, Kinga
    Vacariu, Lucia
    Cret, Octavian
    2015 20TH INTERNATIONAL CONFERENCE ON CONTROL SYSTEMS AND COMPUTER SCIENCE, 2015, : 453 - 458
  • [33] A high-performance pseudo-random number generator based on FPGA
    Ding Jun
    Li Na
    Guo Yixiong
    Yang Jun
    PROCEEDINGS OF THE 2009 INTERNATIONAL CONFERENCE ON WIRELESS NETWORKS AND INFORMATION SYSTEMS, 2009, : 290 - 293
  • [34] Harvard architecture based post processed True random number generator
    Saranya, M.
    Revathy, M.
    Rahuman, A. Kaleel
    MATERIALS TODAY-PROCEEDINGS, 2021, 47 : 135 - 138
  • [35] A true random number generator with high bit rate and low energy efficiency
    Cheng, Xin
    Zhang, Yunfeng
    Zhu, Haowen
    Zhou, Yang
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2023, 51 (07) : 3415 - 3431
  • [36] FPGA optimized cellular automaton random number generator
    Petrica, Lucian
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2018, 111 : 251 - 259
  • [37] AnyTRNG: Generic, High-Throughput, Low-Area True Random Number Generator Based on Synchronous Edge Sampling
    Awaludin, Asep Muhamad
    Pratama, Derry
    Kim, Howon
    INFORMATION SECURITY APPLICATIONS, 2021, 13009 : 157 - 168
  • [38] Entropy Evaluation for Oscillator-Based True Random Number Generators
    Ma, Yuan
    Lin, Jingqiang
    Chen, Tianyu
    Xu, Changwei
    Liu, Zongbin
    Jing, Jiwu
    CRYPTOGRAPHIC HARDWARE AND EMBEDDED SYSTEMS - CHES 2014, 2014, 8731 : 544 - 561
  • [39] FPGA-Based True Random Number Generation Using Programmable Delays in Oscillator-Rings
    Anandakumar, N.
    Sanadhya, Somitra Kumar
    Hashmi, Mohammad S.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2020, 67 (03) : 570 - 574
  • [40] FPGA Implementation of True Random Number Generator Architecture Using All Digital Phase-Locked Loop
    Meitei, Huirem Bharat
    Kumar, Manoj
    IETE JOURNAL OF RESEARCH, 2022, 68 (03) : 1561 - 1570